projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
00c2ba2
)
remove singleton dict per https://bugs.libre-soc.org/show_bug.cgi?id=485#c58
author
Cole Poirier
<colepoirier@gmail.com>
Thu, 8 Oct 2020 19:28:02 +0000
(12:28 -0700)
committer
Cole Poirier
<colepoirier@gmail.com>
Thu, 8 Oct 2020 19:28:02 +0000
(12:28 -0700)
src/soc/experiment/test/test_mmu_dcache.py
patch
|
blob
|
history
diff --git
a/src/soc/experiment/test/test_mmu_dcache.py
b/src/soc/experiment/test/test_mmu_dcache.py
index e6f5a43625ce4c14abe8b24be4bc13123fd967ff..037bac0a6b6b883c743e05038270f8b43e193f48 100644
(file)
--- a/
src/soc/experiment/test/test_mmu_dcache.py
+++ b/
src/soc/experiment/test/test_mmu_dcache.py
@@
-47,7
+47,7
@@
default_mem = { 0x10000: # PARTITION_TABLE_2
}
-def wb_get(c, mem
=default_mem, name="DCACHE"
):
+def wb_get(c, mem
, name
):
"""simulator process for getting memory load requests
"""
@@
-198,7
+198,7
@@
def test_mmu():
sim.add_clock(1e-6)
sim.add_sync_process(wrap(mmu_sim(mmu)))
- sim.add_sync_process(wrap(wb_get(dcache)))
+ sim.add_sync_process(wrap(wb_get(dcache
, default_mem, "DCACHE"
)))
with sim.write_vcd('test_mmu.vcd'):
sim.run()