projects
/
ieee754fpu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
749e768
)
d_valid need not be created if stage_ctl is set
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 6 Apr 2019 02:43:11 +0000
(
03:43
+0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 6 Apr 2019 02:43:11 +0000
(
03:43
+0100)
src/add/singlepipe.py
patch
|
blob
|
history
diff --git
a/src/add/singlepipe.py
b/src/add/singlepipe.py
index 0c198aa7ce4ff41c491b353509aa1d413b57f4ba..7f3abc211846f9375d736a013130897c9a61dae0 100644
(file)
--- a/
src/add/singlepipe.py
+++ b/
src/add/singlepipe.py
@@
-223,7
+223,8
@@
class NextControl:
self.o_valid = Signal(name="n_o_valid") # self out>> next
self.i_ready = Signal(name="n_i_ready") # self <<in next
self.o_data = None # XXX MUST BE ADDED BY USER
- self.d_valid = Signal(reset=1) # INTERNAL (data valid)
+ if self.stage_ctl:
+ self.d_valid = Signal(reset=1) # INTERNAL (data valid)
@property
def i_ready_test(self):