projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
973e5be
)
comment out adding mmu and dcache to pspec in MMU FSM
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Thu, 29 Apr 2021 22:00:52 +0000
(23:00 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Thu, 29 Apr 2021 22:00:52 +0000
(23:00 +0100)
src/soc/fu/mmu/fsm.py
patch
|
blob
|
history
diff --git
a/src/soc/fu/mmu/fsm.py
b/src/soc/fu/mmu/fsm.py
index a6e485acb197552890cb5146e4c468bc2ef218d3..6b72c8a2b7b7e20845c85365aa544e659de91e2d 100644
(file)
--- a/
src/soc/fu/mmu/fsm.py
+++ b/
src/soc/fu/mmu/fsm.py
@@
-164,9
+164,12
@@
class FSMMMUStage(ControlBase):
self.mmu = MMU()
- # make life a bit easier in Core
- self.pspec.mmu = self.mmu
- self.pspec.dcache = self.dcache
+ # make life a bit easier in Core XXX mustn't really do this,
+ # pspec is designed for config variables, rather than passing
+ # things around. have to think about it, design a way to do
+ # it that makes "sense"
+ # comment out for now self.pspec.mmu = self.mmu
+ # comment out for now self.pspec.dcache = self.dcache
# debugging output for gtkw
self.debug0 = Signal(4)