projects
/
ieee754fpu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
f21fcb8
)
use singlepipe.eq function
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Thu, 28 Mar 2019 23:07:55 +0000
(23:07 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Thu, 28 Mar 2019 23:07:55 +0000
(23:07 +0000)
src/add/pipeline.py
patch
|
blob
|
history
diff --git
a/src/add/pipeline.py
b/src/add/pipeline.py
index 8389938e7fd38d4e4b01eda09eec1003cd130345..39ddb809c4c9c60370cd247781f2fa61e705d7e1 100644
(file)
--- a/
src/add/pipeline.py
+++ b/
src/add/pipeline.py
@@
-10,6
+10,8
@@
from nmigen.compat.fhdl.bitcontainer import value_bits_sign
# stages, and new members with names not starting with "_" are to be registered
# for the next stage.
+from singlepipe import eq
+
class SimplePipeline(object):
""" Pipeline builder with auto generation of pipeline registers.
"""
@@
-50,5
+52,5
@@
class SimplePipeline(object):
if next_stage not in self._pipeline_register_map:
self._pipeline_register_map[next_stage] = {}
self._pipeline_register_map[next_stage][name] = new_pipereg
- self._pipe.sync +=
new_pipereg.eq(
value)
+ self._pipe.sync +=
eq(new_pipereg,
value)