projects / soc.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 7c41965)
TWI enabled in JTAG boundary scan
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 1 Apr 2021 22:14:58 +0000 (23:14 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 1 Apr 2021 22:14:58 +0000 (23:14 +0100)
src/soc/simple/issuer.py patch | blob | history

diff --git a/src/soc/simple/issuer.py b/src/soc/simple/issuer.py
index a615b03da8b5030608a521ece0c10f18a0b968f6..8d9bec5e3c3eecef309eda699f08ba6c7364fa35 100644 (file)
--- a/src/soc/simple/issuer.py
+++ b/src/soc/simple/issuer.py
@@ -172,7 +172,7 @@ class TestIssuerInternal(Elaboratable):
             # XXX MUST keep this up-to-date with litex, and
             # soc-cocotb-sim, and err.. all needs sorting out, argh
             subset = ['uart',
-                      # 'mtwi',  - disabled for now
+                      'mtwi',
                       'eint', 'gpio', 'mspi0',
                       # 'mspi1', - disabled for now
                       # 'pwm', 'sd0', - disabled for now