projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
dc3606e
)
MultiCompUnit fixed to not need rdmask to be sustained indefinitely
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 8 Nov 2021 23:42:21 +0000
(23:42 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 8 Nov 2021 23:42:21 +0000
(23:42 +0000)
only needs to be set on input (when issue is raised)
src/soc/simple/core.py
patch
|
blob
|
history
diff --git
a/src/soc/simple/core.py
b/src/soc/simple/core.py
index 5ffee73790dea324061ae86677409b76b53ed4bd..1c67c87b3f5c783c72131918e4efff317babdb4c 100644
(file)
--- a/
src/soc/simple/core.py
+++ b/
src/soc/simple/core.py
@@
-338,10
+338,6
@@
class NonProductionCore(ControlBase):
for funame, fu in fus.items():
with m.If(fu.busy_o):
comb += busy_o.eq(fu.busy_o)
- # rdmask, which is for registers, needs to come
- # from the *main* decoder
- rdmask = get_rdflags(self.i.e, fu)
- comb += fu.rdmaskn.eq(~rdmask)
# set ready/valid signalling. if busy, means refuse incoming issue
# XXX note: for an in-order core this is far too simple. busy must