projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
5bc1ded
)
Use nmutil simulator module to simplify choosing among engines
author
Cesar Strauss
<cestrauss@gmail.com>
Thu, 24 Sep 2020 22:34:28 +0000
(19:34 -0300)
committer
Cesar Strauss
<cestrauss@gmail.com>
Thu, 24 Sep 2020 22:34:28 +0000
(19:34 -0300)
src/soc/simple/test/test_issuer.py
patch
|
blob
|
history
diff --git
a/src/soc/simple/test/test_issuer.py
b/src/soc/simple/test/test_issuer.py
index 6426d05ba8deb419ce3e2977c9564b659aeeb60a..edcfb4f7be5111aba47757fb604aa0ef94594f37 100644
(file)
--- a/
src/soc/simple/test/test_issuer.py
+++ b/
src/soc/simple/test/test_issuer.py
@@
-5,10
+5,7
@@
related bugs:
* https://bugs.libre-soc.org/show_bug.cgi?id=363
"""
from nmigen import Module, Signal, Cat
-if True:
- from nmigen.back.pysim import Simulator, Delay, Settle
-else:
- from nmigen.sim.cxxsim import Simulator, Delay, Settle
+from nmutil.sim_tmp_alternative import Simulator, Delay, Settle
from nmutil.formaltest import FHDLTestCase
from nmigen.cli import rtlil
import unittest