projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
98a0497
)
src/soc/fu/ldst/loadstore.py drive output d_in.valid
author
Tobias Platen
<tplaten@posteo.de>
Sun, 9 May 2021 18:57:31 +0000
(20:57 +0200)
committer
Tobias Platen
<tplaten@posteo.de>
Sun, 9 May 2021 18:57:31 +0000
(20:57 +0200)
src/soc/fu/ldst/loadstore.py
patch
|
blob
|
history
diff --git
a/src/soc/fu/ldst/loadstore.py
b/src/soc/fu/ldst/loadstore.py
index 77e11a6a7f4af5e9994ad3854e8e2c0847dd2a29..2e2046bf854703db8ba2ed7f3f6ccdd1545087b6 100644
(file)
--- a/
src/soc/fu/ldst/loadstore.py
+++ b/
src/soc/fu/ldst/loadstore.py
@@
-193,7
+193,7
@@
class LoadStore1(PortInterfaceBase):
pass
with m.Case(State.COMPLETE):
pass
-
+ # microwatt: only if State.ACK_WAIZ
with m.If(d_out.error):
with m.If(d_out.cache_paradox):
sync += self.derror.eq(1)
@@
-252,6
+252,7
@@
class LoadStore1(PortInterfaceBase):
m.d.comb += d_in.byte_sel.eq(self.byte_sel)
m.d.comb += d_in.addr.eq(self.addr)
m.d.comb += d_in.nc.eq(self.nc)
+ m.d.comb += d_in.valid.eq(self.mmureq)
m.d.comb += self.done.eq(d_out.valid)
m.d.comb += self.load_data.eq(d_out.data)