projects / ieee754fpu.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 64e8742)
set fraction width to zero
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 22 Jul 2019 10:46:40 +0000 (11:46 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 22 Jul 2019 10:46:40 +0000 (11:46 +0100)
src/ieee754/fpdiv/pipeline.py patch | blob | history

diff --git a/src/ieee754/fpdiv/pipeline.py b/src/ieee754/fpdiv/pipeline.py
index 63f30e73b137f8b5ed3715a19d3d849fd0bbdd20..1b3a0b336346e4266905295e8ef34e6be40f6fcf 100644 (file)
--- a/src/ieee754/fpdiv/pipeline.py
+++ b/src/ieee754/fpdiv/pipeline.py
@@ -163,7 +163,7 @@ class FPDIVMuxInOut(ReservationStations):
         # also: round up to nearest radix
         fmt.m_width = roundup(fmt.m_width + 4, log2_radix)
 
-        cfg = DivPipeCoreConfig(fmt.m_width, fmt.fraction_width, log2_radix)
+        cfg = DivPipeCoreConfig(fmt.m_width, 0*fmt.fraction_width, log2_radix)
 
         self.pspec.fpformat = fmt
         self.pspec.log2_radix = log2_radix