projects
/
soclayout.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
f62336a
)
increase chip size by 100, make chipSize closer to ring
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Fri, 13 Nov 2020 18:02:05 +0000
(18:02 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Fri, 13 Nov 2020 18:02:05 +0000
(18:02 +0000)
experiments9/doDesign.py
patch
|
blob
|
history
diff --git
a/experiments9/doDesign.py
b/experiments9/doDesign.py
index a7360d573a560da9239268267114488b30e6217c..51cbf0e5ba0901a86f86df5fad594d857ca69e93 100644
(file)
--- a/
experiments9/doDesign.py
+++ b/
experiments9/doDesign.py
@@
-134,7
+134,7
@@
def scriptMain (**kw):
"""The mandatory function to be called by Coriolis CGT/Unicorn."""
global af
rvalue = True
- sz = 25
0
00 # core size
+ sz = 25
1
00 # core size
try:
helpers.setTraceLevel(550)
usePadsPosition = True
@@
-161,7
+161,7
@@
def scriptMain (**kw):
ls180Conf.chipConf.name = 'chip'
ls180Conf.chipConf.ioPadGauge = 'niolib'
ls180Conf.coreSize = (l(sz), l(sz))
- ls180Conf.chipSize = (l(sz+3
500), l(sz+350
0))
+ ls180Conf.chipSize = (l(sz+3
430), l(sz+343
0))
ls180ToChip = CoreToChip(ls180Conf)
ls180ToChip.buildChip()
chipBuilder = Chip(ls180Conf)