projects
/
nmigen-soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
dde1d76
)
avoid looking like a singleton pattern
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 20 Jun 2020 12:17:36 +0000
(13:17 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 20 Jun 2020 12:17:36 +0000
(13:17 +0100)
nmigen_soc/wishbone/sram.py
patch
|
blob
|
history
diff --git
a/nmigen_soc/wishbone/sram.py
b/nmigen_soc/wishbone/sram.py
index 451f948f724bda356c72425184a3196ecac5efef..630b53c090bbd0ffe5141c72bfef2e56558da4a9 100644
(file)
--- a/
nmigen_soc/wishbone/sram.py
+++ b/
nmigen_soc/wishbone/sram.py
@@
-46,7
+46,9
@@
class SRAM(Elaboratable):
"""
def __init__(self, memory, read_only=False, bus=None,
- granularity=None, features=frozenset()):
+ granularity=None, features=None):
+ if features is None:
+ features = frozenset()
if not isinstance(memory, Memory):
raise TypeError("Memory {!r} is not a Memory"
.format(memory))