projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
5418637
)
move comments to docstring block
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Wed, 13 Mar 2019 07:31:58 +0000
(07:31 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Wed, 13 Mar 2019 07:31:58 +0000
(07:31 +0000)
TLB/src/TLB.py
patch
|
blob
|
history
diff --git
a/TLB/src/TLB.py
b/TLB/src/TLB.py
index 58379586f24849d1bb50a77afd55d46ca289aecc..473813642294290ee15f34dddaa6f01d55139d23 100644
(file)
--- a/
TLB/src/TLB.py
+++ b/
TLB/src/TLB.py
@@
-1,13
+1,16
@@
+""" TLB Module
+
+ The expected form of the data is:
+ * Item (Bits)
+ * Tag (N - 79) / ASID (78 - 64) / PTE (63 - 0)
+"""
+
from nmigen import Memory, Module, Signal
from nmigen.cli import main
from PermissionValidator import PermissionValidator
from Cam import Cam
-# The expected form of the data is
-# Item (Bits)
-# Tag (N - 79) / ASID (78 - 64) / PTE (63 - 0)
-
class TLB():
def __init__(self, asid_size, vma_size, pte_size):
""" Arguments