projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
798afa4
)
add new ConfigFetchUnit option "mmu_cache_wb" which connects up
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 11 Dec 2021 14:18:47 +0000
(14:18 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 11 Dec 2021 14:37:03 +0000
(14:37 +0000)
directly to LoadstStore1 I-Cache
src/soc/config/ifetch.py
patch
|
blob
|
history
diff --git
a/src/soc/config/ifetch.py
b/src/soc/config/ifetch.py
index a40c272704752db2fd2f23284389aea3d13239a2..fd9d9d169606d9b82e9c2a6bf7a8cabb3f44e295 100644
(file)
--- a/
src/soc/config/ifetch.py
+++ b/
src/soc/config/ifetch.py
@@
-18,6
+18,10
@@
class ConfigFetchUnit:
'bare_wb': BareFetchUnit,
#'test_cache_wb': TestCacheFetchUnit
}
+ if self.pspec.imem_ifacetype in ['mmu_cache_wb', 'test_mmu_cache_wb']:
+ self.fu = self.lsmem.lsi.icache # ICache already FetchUnitInterface
+ return
+
fukls = fudict[pspec.imem_ifacetype]
self.fu = fukls(pspec)