projects
/
ieee754fpu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
48dd87d
)
no real point adding reset for internal pipeline variables
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 16 Feb 2019 07:35:51 +0000
(07:35 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 16 Feb 2019 07:35:51 +0000
(07:35 +0000)
src/add/pipeline.py
patch
|
blob
|
history
diff --git
a/src/add/pipeline.py
b/src/add/pipeline.py
index bf35b6b3d54d91610bc4fa9d8dfc448d927fcdff..6e5434afd6e7a1da142ec4573ed8f00476348ef6 100644
(file)
--- a/
src/add/pipeline.py
+++ b/
src/add/pipeline.py
@@
-45,7
+45,8
@@
class SimplePipeline(object):
next_stage = self._current_stage_num + 1
pipereg_id = str(self._current_stage_num) + 'to' + str(next_stage)
rname = 'pipereg_' + pipereg_id + '_' + name
- new_pipereg = Signal(value_bits_sign(value), name=rname)
+ new_pipereg = Signal(value_bits_sign(value), name=rname,
+ reset_less=True)
if next_stage not in self._pipeline_register_map:
self._pipeline_register_map[next_stage] = {}
self._pipeline_register_map[next_stage][name] = new_pipereg