projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
120eedc
)
correct local variable references
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 9 Jun 2020 10:49:07 +0000
(11:49 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 9 Jun 2020 10:49:07 +0000
(11:49 +0100)
src/soc/fu/trap/main_stage.py
patch
|
blob
|
history
diff --git
a/src/soc/fu/trap/main_stage.py
b/src/soc/fu/trap/main_stage.py
index 273b8e2003aa654f51b14ae315daf4e8fddd8d18..222da5dd62dd00e2c1aa0d76c3b1a6450b90e170 100644
(file)
--- a/
src/soc/fu/trap/main_stage.py
+++ b/
src/soc/fu/trap/main_stage.py
@@
-68,11
+68,11
@@
def msr_copy(msr_o, msr_i, zero_me=True):
return l
-def msr_check_pr(m, msr
_o
):
+def msr_check_pr(m, msr):
"""msr_check_pr: checks "problem state"
"""
comb = m.d.comb
- with m.If(msr
data
[MSR_PR]):
+ with m.If(msr[MSR_PR]):
comb += msr[MSR_EE].eq(1) # set external interrupt bit
comb += msr[MSR_IR].eq(1) # set instruction relocation bit
comb += msr[MSR_DR].eq(1) # set data relocation bit