projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
318c56a
)
update trap docstring
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 4 Jul 2020 18:18:05 +0000
(19:18 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 4 Jul 2020 18:18:05 +0000
(19:18 +0100)
src/soc/fu/trap/main_stage.py
patch
|
blob
|
history
diff --git
a/src/soc/fu/trap/main_stage.py
b/src/soc/fu/trap/main_stage.py
index 662ff44c1191dee6732fec8f1adc1e81fb43d9a4..0ba1001299b34a451e493327b7bc8cf6ff7023c8 100644
(file)
--- a/
src/soc/fu/trap/main_stage.py
+++ b/
src/soc/fu/trap/main_stage.py
@@
-60,7
+60,8
@@
class TrapMainStage(PipeModBase):
self.fields.create_specs()
def trap(self, m, trap_addr, return_addr):
- """trap """ # TODO add descriptive docstring
+ """trap. sets new PC, stores MSR and old PC in SRR1 and SRR0
+ """
comb = m.d.comb
msr_i = self.i.msr
nia_o, srr0_o, srr1_o = self.o.nia, self.o.srr0, self.o.srr1