projects
/
ieee754fpu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
daa36f0
)
still transmit data if ready
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 7 Apr 2019 11:59:22 +0000
(12:59 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 7 Apr 2019 11:59:22 +0000
(12:59 +0100)
src/add/singlepipe.py
patch
|
blob
|
history
diff --git
a/src/add/singlepipe.py
b/src/add/singlepipe.py
index d7f0972d7b1b6a37b3ba0842a5c118f8c99681ad..248a5f6e62386c4a190ad116ac2650320bc77fd8 100644
(file)
--- a/
src/add/singlepipe.py
+++ b/
src/add/singlepipe.py
@@
-705,8
+705,9
@@
class BufferedPipeline2(ControlBase):
]
# previous invalid or not ready, however next is accepting
with self.m.Elif(n_i_ready):
+ self.m.d.sync += [ eq(self.n.o_data, result)]
# TODO: could still send data here (if there was any)
- self.m.d.sync += self.n.o_valid.eq(0)
,
# ...so set output invalid
+ self.m.d.sync += self.n.o_valid.eq(0) # ...so set output invalid
# if next is ready, so is previous
self.m.d.comb += self.p._o_ready.eq(n_i_ready)