Implement mstatus.TW, mstatus.TVM, and mstatus.TSR
[riscv-isa-sim.git] / dummy_rocc / dummy_rocc.ac
2014-11-25 Andrew WatermanFactor out the dummy RoCC accelerator