check if register redirection is active, and if vectorisation enabled
[riscv-isa-sim.git] / dummy_rocc /
2014-12-20 Andrew WatermanSupport building from within root directory
2014-11-25 Andrew WatermanFactor out the dummy RoCC accelerator