Verify that mtval/stval is written correctly on misaligned fetch
[riscv-tests.git] / isa / rv32uf / recoding.S
2016-09-07 Andrew WatermanAdd rv32uf tests