Verify that mtval/stval is written correctly on misaligned fetch
[riscv-tests.git] / isa / rv64ud / recoding.S
2016-06-22 Howard Maosplit up rv64uf and rv64ud isa tests