2016-06-01 |
Tim Newsome | Move sethaltnot and cleardebint. |
blob | commitdiff | raw |
2016-05-24 |
Tim Newsome | Move cleardebint, per spec. |
blob | commitdiff | raw | diff to current |
2016-05-23 |
Tim Newsome | Remove dependency on include file in my homedir. |
blob | commitdiff | raw | diff to current |
2016-05-23 |
Tim Newsome | Software breakpoints sort of work. |
blob | commitdiff | raw | diff to current |
2016-05-23 |
Tim Newsome | Exceptions in Debug Mode, stay in Debug Mode. |
blob | commitdiff | raw | diff to current |
2016-05-23 |
Tim Newsome | Have Debug memory kind of working again. |
blob | commitdiff | raw | diff to current |
2016-05-23 |
Tim Newsome | Add debug_module bus device. |
blob | commitdiff | raw | diff to current |
2016-05-23 |
Tim Newsome | Make sure to translate Debug RAM addresses also. |
blob | commitdiff | raw | diff to current |
2016-05-23 |
Tim Newsome | Clean up how Debug ROM is included. |
blob | commitdiff | raw | diff to current |
2016-05-23 |
Tim Newsome | Can jump to and execute Debug ROM. |
blob | commitdiff | raw | diff to current |
2016-05-23 |
Tim Newsome | When gdb connects, jump to Debug ROM and segfault. |
blob | commitdiff | raw | diff to current |
2016-05-23 |
Tim Newsome | Gutting direct-access gdb. |
blob | commitdiff | raw | diff to current |
2016-05-23 |
Tim Newsome | Add writing to DCSR, DPC, DSCRATCH. |
blob | commitdiff | raw | diff to current |
2016-05-21 |
Andy Wright | Some bugfixes for CSR reading and setting FS for fflags... |
blob | commitdiff | raw | diff to current |
2016-03-02 |
Andrew Waterman | Fix ERET serialization strategy |
blob | commitdiff | raw | diff to current |
2016-03-02 |
Andrew Waterman | Serialize simulator on ERET |
blob | commitdiff | raw | diff to current |
2016-03-02 |
Andrew Waterman | WIP on priv spec v1.9 |
blob | commitdiff | raw | diff to current |
2016-03-02 |
Andrew Waterman | Upgrade to latest SoftFloat |
blob | commitdiff | raw | diff to current |
2015-11-13 |
Andrew Waterman | Generate device tree for target machine |
blob | commitdiff | raw | diff to current |
2015-11-13 |
Andrew Waterman | Access FP regs through a macro |
blob | commitdiff | raw | diff to current |
2015-10-06 |
Andrew Waterman | more work towards RVC 1.8 |
blob | commitdiff | raw | diff to current |
2015-10-02 |
Andrew Waterman | work towards rvc 1.8 |
blob | commitdiff | raw | diff to current |
2015-09-09 |
Andrew Waterman | Improve instruction fetch |
blob | commitdiff | raw | diff to current |
2015-09-04 |
Andrew Waterman | Move towards RVC v1.8 |
blob | commitdiff | raw | diff to current |
2015-06-01 |
Andrew Waterman | Add rest of RV32C instructions |
blob | commitdiff | raw | diff to current |
2015-06-01 |
Andrew Waterman | New RV64C proposal |
blob | commitdiff | raw | diff to current |
2015-04-04 |
Andrew Waterman | Support setting ISA/subsets with --isa flag |
blob | commitdiff | raw | diff to current |
2015-04-02 |
Andrew Waterman | Simplify RV32 comparisons |
blob | commitdiff | raw | diff to current |
2015-03-31 |
Andrew Waterman | Allow writing mstatus.fs even if FPU isn't present |
blob | commitdiff | raw | diff to current |
2015-03-31 |
Andrew Waterman | Implement RVC draft |
blob | commitdiff | raw | diff to current |
2015-03-27 |
Andrew Waterman | Serialize counters without throwing C++ exceptions |
blob | commitdiff | raw | diff to current |
2015-03-21 |
Andrew Waterman | For misaligned fetch, set mepc = addr of branch/jump |
blob | commitdiff | raw | diff to current |
2015-03-13 |
Andrew Waterman | Update to new privileged spec |
blob | commitdiff | raw | diff to current |
2015-02-08 |
Andrew Waterman | Use xlen, not xprlen, to refer to x-register width |
blob | commitdiff | raw | diff to current |
2015-01-26 |
Andrew Waterman | Fix commit log |
blob | commitdiff | raw | diff to current |
2015-01-03 |
Andrew Waterman | On misaligned fetch, set EPC to target, not branch... |
blob | commitdiff | raw | diff to current |
2014-12-05 |
Andrew Waterman | Support 2/4/6/8-byte instructions |
blob | commitdiff | raw | diff to current |
2014-12-05 |
Andrew Waterman | Set badvaddr on instruction page faults |
blob | commitdiff | raw | diff to current |
2014-12-01 |
Andrew Waterman | Implement timer faithfully |
blob | commitdiff | raw | diff to current |
2014-09-27 |
Andrew Waterman | Avoid use of __int128_t |
blob | commitdiff | raw | diff to current |
2014-07-08 |
Andrew Waterman | Disallow access to FCSR when FP is disabled |
blob | commitdiff | raw | diff to current |
2014-06-13 |
Christopher Celio | Commit log now prints while interrupts are enabled. |
blob | commitdiff | raw | diff to current |
2014-06-13 |
Andrew Waterman | Only print commit log if instruction commits |
blob | commitdiff | raw | diff to current |
2014-01-24 |
Andrew Waterman | Handle CSR permissions correctly |
blob | commitdiff | raw | diff to current |
2014-01-21 |
Quan Nguyen | Merge branch 'confprec' |
blob | commitdiff | raw | diff to current |
2014-01-14 |
Andrew Waterman | Improve performance for branchy code |
blob | commitdiff | raw | diff to current |
2013-12-17 |
Andrew Waterman | Speed things up quite a bit |
blob | commitdiff | raw | diff to current |
2013-12-09 |
Andrew Waterman | New RDCYCLE encoding |
blob | commitdiff | raw | diff to current |
2013-11-25 |
Andrew Waterman | Update to new privileged ISA |
blob | commitdiff | raw | diff to current |
2013-11-25 |
Quan Nguyen | Merge branch 'master' of github.com:ucb-bar/riscv-isa... |
blob | commitdiff | raw | diff to current |
2013-11-06 |
Yunsup Lee | correctly trap when SR_EA is disabled |
blob | commitdiff | raw | diff to current |
2013-09-27 |
Christopher Celio | Added commit logging (--enable-commitlog). Also fixed... |
blob | commitdiff | raw | diff to current |
2013-09-27 |
Andrew Waterman | Use WRITE_RD/WRITE_FRD macros to write registers |
blob | commitdiff | raw | diff to current |
2013-09-21 |
Andrew Waterman | Update ISA encoding and AUIPC semantics |
blob | commitdiff | raw | diff to current |
2013-09-11 |
Andrew Waterman | Implement zany immediates |
blob | commitdiff | raw | diff to current |
2013-09-10 |
Andrew Waterman | Add rd field to JAL; drop J |
blob | commitdiff | raw | diff to current |
2013-08-12 |
Andrew Waterman | Instructions are no longer member functions |
blob | commitdiff | raw | diff to current |
2013-08-08 |
Andrew Waterman | Disentangle some header files |
blob | commitdiff | raw | diff to current |
2013-07-27 |
Andrew Waterman | Remove more vector stuff |
blob | commitdiff | raw | diff to current |
2013-07-26 |
Andrew Waterman | Rip out RVC for now |
blob | commitdiff | raw | diff to current |
2013-07-26 |
Andrew Waterman | Generate instruction decoder dynamically |
blob | commitdiff | raw | diff to current |
2013-04-24 |
Yunsup Lee | fixes to correctly simulate the vector unit |
blob | commitdiff | raw | diff to current |
2013-03-26 |
Andrew Waterman | add BSD license |
blob | commitdiff | raw | diff to current |
2013-03-26 |
Andrew Waterman | truncate effective addresses in rv32 |
blob | commitdiff | raw | diff to current |
2013-03-26 |
Andrew Waterman | support compilation with gcc 4.7 |
blob | commitdiff | raw | diff to current |
2013-01-26 |
Andrew Waterman | change htif to link against libfesvr |
blob | commitdiff | raw | diff to current |
2012-03-24 |
Andrew Waterman | new supervisor mode |
blob | commitdiff | raw | diff to current |
2012-03-20 |
Andrew Waterman | abstract regfile write port |
blob | commitdiff | raw | diff to current |
2012-03-20 |
Andrew Waterman | abstract regfile behind object |
blob | commitdiff | raw | diff to current |
2012-01-23 |
Andrew Waterman | disentangle decode.h from other headers |
blob | commitdiff | raw | diff to current |
2012-01-23 |
Andrew Waterman | work around gcc 4.4 bug |
blob | commitdiff | raw | diff to current |
2011-11-11 |
Andrew Waterman | Changed supervisor mode |
blob | commitdiff | raw | diff to current |
2011-06-20 |
Andrew Waterman | temporary undoing of renaming |
blob | commitdiff | raw | diff to current |
2011-06-13 |
Andrew Waterman | [sim] renamed to riscv-isa-run |
blob | commitdiff | raw |
2011-06-12 |
Andrew Waterman | [xcc] minor performance tweaks |
blob | commitdiff | raw | diff to current |
2011-06-11 |
Andrew Waterman | [xcc] instructions now set PC explicitly |
blob | commitdiff | raw | diff to current |
2011-05-29 |
Andrew Waterman | [sim,opcodes] improved sim build and run performance |
blob | commitdiff | raw | diff to current |
2011-05-29 |
Andrew Waterman | [fesvr,xcc,sim] fixed multicore sim for akaros |
blob | commitdiff | raw | diff to current |
2011-05-18 |
Yunsup Lee | [opcodes,pk,sim] add more vector traps (for #banks... |
blob | commitdiff | raw | diff to current |
2011-05-14 |
Andrew Waterman | [sim] initial support for virtual memory |
blob | commitdiff | raw | diff to current |
2011-04-24 |
Andrew Waterman | [xcc,sim,opcodes] added more RVC instructions |
blob | commitdiff | raw | diff to current |
2011-04-19 |
Andrew Waterman | [xcc,sim,opcodes] added rvc conditional branches |
blob | commitdiff | raw | diff to current |
2011-04-17 |
Andrew Waterman | [sim] removed undefined behavior for non-canonical... |
blob | commitdiff | raw | diff to current |
2011-04-13 |
Andrew Waterman | [xcc,sim] fixed RM field |
blob | commitdiff | raw | diff to current |
2011-04-12 |
Andrew Waterman | [xcc,sim] rvc loads and stores |
blob | commitdiff | raw | diff to current |
2011-04-12 |
Andrew Waterman | [sim] fixed FSR exception field bug |
blob | commitdiff | raw | diff to current |
2011-04-12 |
Andrew Waterman | [xcc,sim,opcodes] more rvc instructions and bug fixes |
blob | commitdiff | raw | diff to current |
2011-04-10 |
Yunsup Lee | [sim] add vt stuff |
blob | commitdiff | raw | diff to current |
2011-04-10 |
Andrew Waterman | [sim,pk] reorganized status register |
blob | commitdiff | raw | diff to current |
2011-04-10 |
Andrew Waterman | [xcc,pk,sim,opcodes] added first RVC instruction |
blob | commitdiff | raw | diff to current |
2011-03-01 |
Andrew Waterman | [xcc,sim] branches are pc-relative (not pc+4) again |
blob | commitdiff | raw | diff to current |
2011-02-05 |
Andrew Waterman | [sim,pk] added interrupt-pending field to cause reg |
blob | commitdiff | raw | diff to current |
2011-02-02 |
Andrew Waterman | [xcc,opcodes,pk,sim] cleanup to FP ISA |
blob | commitdiff | raw | diff to current |
2011-02-02 |
Andrew Waterman | [sim] added nearest/ties to max magnitude rounding... |
blob | commitdiff | raw | diff to current |
2011-01-26 |
Andrew Waterman | [opcodes,pk,sim,xcc] great renumbering of 2011, part... |
blob | commitdiff | raw | diff to current |
2011-01-19 |
Andrew Waterman | [opcodes, sim, xcc] made *w insns illegal in RV32 |
blob | commitdiff | raw | diff to current |
2011-01-04 |
Yunsup Lee | [opcodes,pk,sim,xcc] flip fields to favor little endian |
blob | commitdiff | raw | diff to current |
2010-12-27 |
Andrew Waterman | [sim] cleaned up handling of link register |
blob | commitdiff | raw | diff to current |
2010-11-22 |
Andrew Waterman | [opcodes, pk, sim, xcc] Tweaked FP encoding |
blob | commitdiff | raw | diff to current |
2010-11-22 |
Andrew Waterman | [xcc, sim, pk, opcodes] new instruction encoding! |
blob | commitdiff | raw | diff to current |
next |