projects
/
riscv-isa-sim.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Update README
[riscv-isa-sim.git]
/
riscv
/
insns
/
c_slli.h
2018-04-04
Andrew Waterman
Revert "Fix for issue #183: No illegal instruction...
blob
|
commitdiff
|
raw
2018-03-16
Andrew Waterman
Merge branch 'deepsrc-b_fix_issue183'
blob
|
commitdiff
|
raw
|
diff to current
2018-03-16
Shubhodeep Roy Cho...
Fix for issue #183: No illegal instruction exception...
blob
|
commitdiff
|
raw
|
diff to current
2015-10-02
Andrew Waterman
work towards rvc 1.8
blob
|
commitdiff
|
raw
2015-06-01
Andrew Waterman
New RV64C proposal
blob
|
commitdiff
|
raw
|
diff to current
2015-04-04
Andrew Waterman
Support setting ISA/subsets with --isa flag
blob
|
commitdiff
|
raw
|
diff to current
2015-03-31
Andrew Waterman
Implement RVC draft
blob
|
commitdiff
|
raw
|
diff to current
2013-07-26
Andrew Waterman
Rip out RVC for now
blob
|
commitdiff
|
raw
2011-06-20
Andrew Waterman
temporary undoing of renaming
blob
|
commitdiff
|
raw
|
diff to current
2011-06-13
Andrew Waterman
[sim] renamed to riscv-isa-run
blob
|
commitdiff
|
raw
2011-04-24
Andrew Waterman
[xcc,sim,opcodes] added more RVC instructions
blob
|
commitdiff
|
raw
|
diff to current