projects
/
riscv-isa-sim.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Merge remote-tracking branch 'origin/priv-1.10'
[riscv-isa-sim.git]
/
riscv
/
insns
/
fnmsub_d.h
2017-05-17
Palmer Dabbelt
Merge remote-tracking branch 'origin/priv-1.10'
blob
|
commitdiff
|
raw
2017-04-17
Megan Wachs
Merge remote-tracking branch 'origin/priv-1.10' into...
blob
|
commitdiff
|
raw
2017-04-11
Andrew Waterman
Implement new FP encoding
blob
|
commitdiff
|
raw
2016-03-02
Andrew Waterman
Upgrade to latest SoftFloat
blob
|
commitdiff
|
raw
|
diff to current
2015-04-04
Andrew Waterman
Support setting ISA/subsets with --isa flag
blob
|
commitdiff
|
raw
|
diff to current
2013-09-27
Andrew Waterman
Use WRITE_RD/WRITE_FRD macros to write registers
blob
|
commitdiff
|
raw
|
diff to current
2012-03-20
Andrew Waterman
make NaN behavior consistent with hardfloat
blob
|
commitdiff
|
raw
|
diff to current
2011-06-20
Andrew Waterman
temporary undoing of renaming
blob
|
commitdiff
|
raw
|
diff to current
2011-06-13
Andrew Waterman
[sim] renamed to riscv-isa-run
blob
|
commitdiff
|
raw
2011-01-21
Andrew Waterman
[sim, pk, xcc, opcodes] great instruction renaming...
blob
|
commitdiff
|
raw
|
diff to current