[sim] add while to interactive_until
[riscv-isa-sim.git] / riscv / insns / sravw.h
2010-08-04 Andrew Waterman[pk,sim,xcc] Renamed instructions to RISC-V spec