misc: Replaced master/slave terminology
[gem5.git] / src / arch / arm / miscregs_types.hh
2020-08-26 Giacomo Travagliniarch-arm: Rewrite addressTranslation to use BitUnions
2020-07-27 Jordi Vaqueroarch-arm: Implement ARM8.1-VHE feature
2020-07-23 Jordi Vaqueroarch-arm: Add System register trap check for EL1
2020-07-06 Jordi Vaqueroarch-arm: Implementation of Vector Catch debug exception
2020-07-04 Bobby R. Brucemisc: Merged m5ops_base hotfix into develop
2020-06-29 Jordi Vaqueroarch-arm: Implementation of ARMv8 SelfDebug Watchpoints
2020-06-22 Jordi Vaqueroarch-arm: Implementation of Hardware Breakpoint exception
2020-04-06 Giacomo Travagliniarch-arm: CNTHCTL trap to EL2 only if ARMv8.6-ECV imple...
2020-02-26 Bobby R. Brucemisc: merge branch 'release-staging-v19.0.0.0' into...
2020-02-24 Bobby R. Brucemisc: Merged release-staging-v19.0.0.0 into develop
2020-02-18 Gabe Blackarm: Delete authors lists from the arm files.
2020-02-06 Jordi Vaqueroarch-arm: This commit adds Pointer Authentication feature.
2019-12-18 Adrian Herreraarch-arm: Secure EL2 checking
2019-11-18 Adrian Herreraarch-arm: R/W interface to AArch32 HCR2 misc reg
2019-08-05 Giacomo Travagliniarch-arm: Implement ARMv8.1-PAN, Privileged access...
2019-07-19 Giacomo Travagliniarch-arm: Add HPD bit for TCR_EL2/EL3
2019-03-14 Giacomo Gabrielliarch-arm,cpu: Add initial support for Arm SVE
2019-01-09 Ivan Pizarroarch-arm: Additional bits in misc ARM registers to...
2018-11-07 Giacomo Travagliniarch-arm: Remove SCTLR.VE bit
2018-10-02 Edmund Grimley Evansarch-arm: Add FP16 support and other primitives to...
2018-10-01 Giacomo Travagliniarch-arm: Implement AArch64 ID regs as bitunions
2018-10-01 Giacomo Travagliniarch-arm: Move MiscReg BitUnions into a separate header...