2019-09-18 |
Giacomo Travaglini | arch-arm: Fix Data Abort ISS when caused by Atomic... |
blob | commitdiff | raw |
2019-09-18 |
Giacomo Travaglini | arch-arm: PSTATE.PAN affecting EL2 only when HCR_EL2... |
blob | commitdiff | raw | diff to current |
2019-08-20 |
Giacomo Travaglini | arch-arm: Replace occ of opModeToEL(currOpMode/cpsr... |
blob | commitdiff | raw | diff to current |
2019-08-05 |
Giacomo Travaglini | arch-arm: Implement ARMv8.1-PAN, Privileged access... |
blob | commitdiff | raw | diff to current |
2019-07-17 |
Giacomo Travaglini | arch-arm: Use ExceptionLevel type in TlbEntry |
blob | commitdiff | raw | diff to current |
2019-06-26 |
Anouk Van Laer | arch, arm: Update miscRegs in getTE |
blob | commitdiff | raw | diff to current |
2019-05-14 |
Javier Bueno | arch-arm: Do not check MustBeOne flag for TLB requests... |
blob | commitdiff | raw | diff to current |
2019-04-26 |
Giacomo Travaglini | arch-arm: updateMiscReg not setting isHyp in aarch64 |
blob | commitdiff | raw | diff to current |
2019-04-25 |
Giacomo Travaglini | arch-arm: Remove un-needed hyp flag in TLBI operations |
blob | commitdiff | raw | diff to current |
2019-03-21 |
Andrea Mondelli | dev-arm: ambiguous use of getPort() |
blob | commitdiff | raw | diff to current |
2019-03-19 |
Gabe Black | arch, cpu, dev, gpu, mem, sim, python: start using... |
blob | commitdiff | raw | diff to current |
2019-03-01 |
Andrea Mondelli | mem-cache: alias to mem::getMasterPort in TLB class |
blob | commitdiff | raw | diff to current |
2018-11-28 |
Rekai Gonzalez-Alb... | cpu,arch-arm: Initialise data members |
blob | commitdiff | raw | diff to current |
2018-11-05 |
Anouk Van Laer | arch, arm: Effect of AT instructions on descriptor... |
blob | commitdiff | raw | diff to current |
2018-06-14 |
Giacomo Travaglini | arch-arm: Add Illegal Execution flag to PCState |
blob | commitdiff | raw | diff to current |
2018-06-11 |
Giacomo Travaglini | misc: Using smart pointers for memory Requests |
blob | commitdiff | raw | diff to current |
2018-06-06 |
Andreas Sandberg | arch-arm: Respect EL from translation type |
blob | commitdiff | raw | diff to current |
2018-02-16 |
Chuan Zhu | arch-arm: Fix syntax error in TLB::getResultTe |
blob | commitdiff | raw | diff to current |
2018-02-07 |
Nikos Nikoleris | arch-arm: Check cache maintenance insts for permission... |
blob | commitdiff | raw | diff to current |
2018-02-07 |
Giacomo Travaglini | arch-arm: Change function name for banked miscregs |
blob | commitdiff | raw | diff to current |
2017-12-22 |
Gabe Black | arch,cpu: "virtualize" the TLB interface. |
blob | commitdiff | raw | diff to current |
2017-12-05 |
Nikos Nikoleris | arm: Add CMO support for Non-Cacheable memory |
blob | commitdiff | raw | diff to current |
2017-05-09 |
Andreas Sandberg | arm: Add support for memory-mapped m5ops |
blob | commitdiff | raw | diff to current |
2017-02-21 |
Nikos Nikoleris | arm: Blame the right instruction address on a Prefetch... |
blob | commitdiff | raw | diff to current |
2016-11-09 |
Brandon Potter | style: [patch 1/22] use /r/3648/ to reorganize includes |
blob | commitdiff | raw | diff to current |
2016-08-15 |
Nikos Nikoleris | cpu, arch: fix the type used for the request flags |
blob | commitdiff | raw | diff to current |
2016-08-02 |
Dylan Johnson | arm: Add TLBI instruction for stage 2 IPA's |
blob | commitdiff | raw | diff to current |
2016-08-02 |
Dylan Johnson | arm: Fix stage 2 determination in table walker |
blob | commitdiff | raw | diff to current |
2016-08-02 |
Dylan Johnson | arm: Fix EL perceived at TLB for address translation... |
blob | commitdiff | raw | diff to current |
2016-08-02 |
Dylan Johnson | arm: add stage2 translation support |
blob | commitdiff | raw | diff to current |
2016-07-11 |
Andreas Sandberg | arm: Don't consult the TLB test iface for functional... |
blob | commitdiff | raw | diff to current |
2016-06-06 |
Stephan Diestelhorst | sim: Call regStats of base-class as well |
blob | commitdiff | raw | diff to current |
2016-06-02 |
Curtis Dunham | arm: refactor page table format determination |
blob | commitdiff | raw | diff to current |
2016-05-31 |
Andreas Sandberg | arm: Correctly check translation mode (aarch64/aarch32) |
blob | commitdiff | raw | diff to current |
2016-05-26 |
Andreas Sandberg | arm: Fix incorrect TLB permission check in aarch32 |
blob | commitdiff | raw | diff to current |
2016-03-21 |
Andreas Sandberg | arm: Refactor the TLB test interface |
blob | commitdiff | raw | diff to current |
2016-02-07 |
Steve Reinhardt | style: fix missing spaces in control statements |
blob | commitdiff | raw | diff to current |
2015-09-30 |
Mitch Hayenga | arm: Change TLB Software Caching |
blob | commitdiff | raw | diff to current |
2015-08-21 |
Andreas Hansson | arm, mem: Remove unused CLEAR_LL request flag |
blob | commitdiff | raw | diff to current |
2015-07-07 |
Andreas Sandberg | sim: Refactor the serialization base class |
blob | commitdiff | raw | diff to current |
2015-06-21 |
Andreas Sandberg | arm: Cleanup arch headers to remove dma_device.hh depen... |
blob | commitdiff | raw | diff to current |
2015-05-26 |
Nathanael Premillieu | arm: Make address translation faster with better caching |
blob | commitdiff | raw | diff to current |
2015-05-05 |
Andreas Sandberg | arm: Relax ordering for some uncacheable accesses |
blob | commitdiff | raw | diff to current |
2015-05-05 |
Andreas Sandberg | mem, cpu: Add a separate flag for strictly ordered... |
blob | commitdiff | raw | diff to current |
2015-05-05 |
Andreas Hansson | arm: Remove unnecessary boot uncachability |
blob | commitdiff | raw | diff to current |
2015-03-02 |
Andreas Hansson | arm: Share a port for the two table walker objects |
blob | commitdiff | raw | diff to current |
2014-12-23 |
Andreas Sandberg | arm: Raise an alignment fault if a PC has illegal alignment |
blob | commitdiff | raw | diff to current |
2014-11-14 |
Andreas Hansson | arm: Fixes based on UBSan and static analysis |
blob | commitdiff | raw | diff to current |
2014-10-30 |
Ali Saidi | automated merge |
blob | commitdiff | raw | diff to current |
2014-10-30 |
Ali Saidi | arm: Fix multi-system AArch64 boot w/caches. |
blob | commitdiff | raw | diff to current |
2014-10-16 |
Andreas Hansson | arch: Use shared_ptr for all Faults |
blob | commitdiff | raw | diff to current |
2014-10-16 |
Andreas Sandberg | arm: Add TLB PMU probes |
blob | commitdiff | raw | diff to current |
2014-09-27 |
Andreas Hansson | arm: Fixed undefined behaviours identified by gcc |
blob | commitdiff | raw | diff to current |
2014-09-12 |
Andrew Bardsley | style: Fix line continuation, especially in debug messages |
blob | commitdiff | raw | diff to current |
2014-05-09 |
Geoffrey Blake | arch, arm: Preserve TLB bootUncacheability when switchi... |
blob | commitdiff | raw | diff to current |
2014-01-24 |
ARM gem5 Developers | arm: Add support for ARMv8 (AArch64 & AArch32) |
blob | commitdiff | raw | diff to current |
2014-01-24 |
Dam Sunwoo | mem: per-thread cache occupancy and per-block ages |
blob | commitdiff | raw | diff to current |
2013-10-31 |
Prakash Ramrakhyani | mem: Add privilege info to request class |
blob | commitdiff | raw | diff to current |
2013-06-03 |
Andreas Sandberg | arch: Create a method to finalize physical addresses |
blob | commitdiff | raw | diff to current |
2013-02-15 |
Mrinmoy Ghosh | arm: fix a page table walker issue where a page could... |
blob | commitdiff | raw | diff to current |
2013-01-07 |
Andreas Sandberg | arm: Invalidate cached TLB configuration in drainResume |
blob | commitdiff | raw | diff to current |
2012-10-15 |
Andreas Hansson | Port: Add protocol-agnostic ports in the port hierarchy |
blob | commitdiff | raw | diff to current |
2012-03-30 |
William Wang | MEM: Introduce the master/slave port sub-classes in C++ |
blob | commitdiff | raw | diff to current |
2012-02-01 |
Gabe Black | Merge ... head, hopefully the last time for this batch. |
blob | commitdiff | raw | diff to current |
2012-01-31 |
Geoffrey Blake | CheckerCPU: Re-factor CheckerCPU to be compatible with... |
blob | commitdiff | raw | diff to current |
2012-01-31 |
Gabe Black | Merge with main repository. |
blob | commitdiff | raw | diff to current |
2012-01-29 |
Gabe Black | Yet another merge with the main repository. |
blob | commitdiff | raw | diff to current |
2012-01-29 |
Gabe Black | Implement Ali's review feedback. |
blob | commitdiff | raw | diff to current |
2012-01-28 |
Gabe Black | Merge with the main repo. |
blob | commitdiff | raw | diff to current |
2012-01-16 |
Gabe Black | Merge yet again with the main repository. |
blob | commitdiff | raw | diff to current |
2012-01-07 |
Gabe Black | Another merge with the main repository. |
blob | commitdiff | raw | diff to current |
2012-01-07 |
Gabe Black | Merge with the main repository again. |
blob | commitdiff | raw | diff to current |
2012-01-07 |
Gabe Black | Merge with main repository. |
blob | commitdiff | raw | diff to current |
2011-11-02 |
Gabe Black | SE/FS: Get rid of FULL_SYSTEM in the ARM ISA. |
blob | commitdiff | raw | diff to current |
2011-10-16 |
Gabe Black | ARM: Turn on the page table walker on ARM in SE mode. |
blob | commitdiff | raw | diff to current |
2011-09-13 |
Daniel Johnson | ARM: update TLB to set request packet ASID field |
blob | commitdiff | raw | diff to current |
2011-08-19 |
Ali Saidi | ARM: Mark some variables uncacheable until boot all... |
blob | commitdiff | raw | diff to current |
2011-06-16 |
Ali Saidi | ARM: Handle case where new TLB size is different from... |
blob | commitdiff | raw | diff to current |
2011-06-16 |
Chander Sudanthi | ARM: Fix memset on TLB flush and initialization |
blob | commitdiff | raw | diff to current |
2011-04-15 |
Nathan Binkert | trace: reimplement the DTRACE function so it doesn... |
blob | commitdiff | raw | diff to current |
2011-04-04 |
Ali Saidi | ARM: Fix table walk going on while ASID changes error |
blob | commitdiff | raw | diff to current |
2011-02-23 |
Ali Saidi | ARM: Fix bug that let two table walks occur in parallel. |
blob | commitdiff | raw | diff to current |
2011-02-22 |
Brad Beckmann | m5: merged in hammer fix |
blob | commitdiff | raw | diff to current |
2011-02-16 |
Nathan Binkert | merge alpha system files into tree |
blob | commitdiff | raw | diff to current |
2011-02-12 |
Giacomo Gabrielli | O3: Enhance data address translation by supporting... |
blob | commitdiff | raw | diff to current |
2011-01-18 |
Matt Horsnell | O3: Fixes the way prefetches are handled inside the... |
blob | commitdiff | raw | diff to current |
2010-12-08 |
Ali Saidi | ARM: Support switchover with hardware table walkers |
blob | commitdiff | raw | diff to current |
2010-11-15 |
Ali Saidi | ARM: Cache the misc regs at the TLB to limit readMiscRe... |
blob | commitdiff | raw | diff to current |
2010-11-08 |
Ali Saidi | ARM: Add some TLB statistics for ARM |
blob | commitdiff | raw | diff to current |
2010-11-08 |
Ali Saidi | ARM: Add checkpointing support |
blob | commitdiff | raw | diff to current |
2010-10-31 |
Gabe Black | ISA,CPU,etc: Create an ISA defined PC type that abstrac... |
blob | commitdiff | raw | diff to current |
2010-10-13 |
Gabe Black | Mem: Change the CLREX flag to CLEAR_LL. |
blob | commitdiff | raw | diff to current |
2010-10-01 |
Ali Saidi | ARM: Make the TLB a little bit faster by moving most... |
blob | commitdiff | raw | diff to current |
2010-10-01 |
Ali Saidi | ARM: Implement functional virtual to physical address... |
blob | commitdiff | raw | diff to current |
2010-08-23 |
Gene Wu | MEM: Make CLREX a first class request operation and... |
blob | commitdiff | raw | diff to current |
2010-08-23 |
Gene Wu | ARM: Make sure that software prefetch instructions... |
blob | commitdiff | raw | diff to current |
2010-08-23 |
Gene Wu | ARM: Fix Uncachable TLB requests and decoding of xn bit |
blob | commitdiff | raw | diff to current |
2010-08-23 |
Gene Wu | ARM: For non-cachable accesses set the UNCACHABLE flag |
blob | commitdiff | raw | diff to current |
2010-08-23 |
Gene Wu | ARM: Implement CLREX |
blob | commitdiff | raw | diff to current |
2010-06-15 |
Nathan Binkert | stats: only consider a formula initialized if there... |
blob | commitdiff | raw | diff to current |
next |