projects
/
gem5.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
mem-cache: Add multiple eviction stats
[gem5.git]
/
src
/
arch
/
arm
/
tracers
/
tarmac_parser.cc
2019-11-26
Giacomo Travaglini
arch-arm: Make the Tarmac parsed registers case insensitive
blob
|
commitdiff
|
raw
2019-11-18
Adrian Herrera
arch-arm: R/W interface to AArch32 HCR2 misc reg
blob
|
commitdiff
|
raw
|
diff to current
2019-11-11
Giacomo Travaglini
arch-arm: Fix TarmacParser handling of 64bit LD/ST
blob
|
commitdiff
|
raw
|
diff to current
2019-11-11
Giacomo Gabrielli
arch-arm: Provide SVE support to the TarmacParser
blob
|
commitdiff
|
raw
|
diff to current
2019-04-30
Gabe Black
arch: Stop using TheISA within the ISAs.
blob
|
commitdiff
|
raw
|
diff to current
2019-01-31
Gabe Black
arch: cpu: Rename *FloatRegBits* to *FloatReg*.
blob
|
commitdiff
|
raw
|
diff to current
2018-10-01
Giacomo Travaglini
arch-arm: Implement AArch64 ID_AA64MMFR2_EL1 register
blob
|
commitdiff
|
raw
|
diff to current
2018-06-11
Giacomo Travaglini
misc: Using smart pointers for memory Requests
blob
|
commitdiff
|
raw
|
diff to current
2018-04-06
Giacomo Travaglini
arch-arm: Add support for Tarmac trace-based simulation
blob
|
commitdiff
|
raw
|
diff to current