git.libre-soc.org Git - gem5.git/history - src/arch/riscv/isa/decoder.isa

[gem5.git] / src / arch / riscv / isa / decoder.isa

2021-01-23	Gabe Black	arch-riscv: Stop "using namespace std"	blob \| commitdiff \| raw
2020-11-16	Bobby R. Bruce	misc: Merge branch hotfix v20.1.0.2 branch into develop	blob \| commitdiff \| raw \| diff to current
2020-10-27	Giacomo Travaglini	arch-riscv: Replace any getDTBPtr/getITBPtr usage	blob \| commitdiff \| raw \| diff to current
2020-10-01	Bobby R. Bruce	misc: Merge branch 'release-staging-v20.1.0.0' into...	blob \| commitdiff \| raw \| diff to current
2020-09-25	Bobby R. Bruce	misc: Merge branch 'release-staging-v20.1.0.0' into...	blob \| commitdiff \| raw \| diff to current
2020-09-22	Bobby R. Bruce	misc: Merge branch 'release-staging-v20.1.0.0' into...	blob \| commitdiff \| raw \| diff to current
2020-09-17	Bobby R. Bruce	misc: Merge branch 'release-staging-v20.1.0.0' into...	blob \| commitdiff \| raw \| diff to current
2020-09-16	Gabe Black	arch,cpu: Rearrange StaticInst flags for memory barriers.	blob \| commitdiff \| raw \| diff to current
2020-04-29	Nils Asmussen	arch-riscv: let FPU instructions fault if status.FS...	blob \| commitdiff \| raw \| diff to current
2020-04-29	Nils Asmussen	arch-riscv: make uret,sret,mret SerializeAfter,NonSpecu...	blob \| commitdiff \| raw \| diff to current
2020-04-29	Nils Asmussen	arch-riscv: make accesses to CSRs SerializeAfter.	blob \| commitdiff \| raw \| diff to current
2020-04-29	Nils Asmussen	arch-riscv: fault according to status.{TVM,TSK,TW}.	blob \| commitdiff \| raw \| diff to current
2020-04-29	Nils Asmussen	arch-riscv: added dummy implementation of wfi instruction.	blob \| commitdiff \| raw \| diff to current
2020-04-29	Nils Asmussen	arch-riscv: implement sfence.vma to flush TLBs.	blob \| commitdiff \| raw \| diff to current
2020-03-26	Nils Asmussen	arch-riscv: added support for pseudo instructions.	blob \| commitdiff \| raw \| diff to current
2020-02-26	Bobby R. Bruce	misc: merge branch 'release-staging-v19.0.0.0' into...	blob \| commitdiff \| raw \| diff to current
2020-02-24	Bobby R. Bruce	misc: Merged release-staging-v19.0.0.0 into develop	blob \| commitdiff \| raw \| diff to current
2020-02-18	Gabe Black	riscv: Delete authors lists from riscv files.	blob \| commitdiff \| raw \| diff to current
2020-02-10	Gabe Black	riscv: Cast to float explicitly when comparing a float...	blob \| commitdiff \| raw \| diff to current
2019-11-26	Ian Jiang	arch-riscv: Fix immediate decoding for integer shift...	blob \| commitdiff \| raw \| diff to current
2019-11-26	Ian Jiang	arch-riscv: Fix disassembling for fence and fence.i	blob \| commitdiff \| raw \| diff to current
2019-11-25	Ian Jiang	arch-riscv: Fix disassembling of operand list for compr...	blob \| commitdiff \| raw \| diff to current
2019-11-25	Ian Jiang	arch-riscv: Fix disassembling of immediate for U-type...	blob \| commitdiff \| raw \| diff to current
2019-05-03	Avishai Tvila	arch-riscv,isa: Fix for compressed jump (c_j) imm	blob \| commitdiff \| raw \| diff to current
2019-02-08	Tuan Ta	riscv: fix AMO, LR and SC instructions	blob \| commitdiff \| raw \| diff to current
2019-02-06	Tuan Ta	riscv: remove NonSpeculative flag from fence inst	blob \| commitdiff \| raw \| diff to current
2019-01-31	Gabe Black	riscv: Get rid of some ISA specific register types.	blob \| commitdiff \| raw \| diff to current
2018-07-28	Alec Roelke	arch-riscv: Add xret instructions	blob \| commitdiff \| raw \| diff to current
2018-07-28	Alec Roelke	arch-riscv: Add support for trap value register	blob \| commitdiff \| raw \| diff to current
2018-07-09	Austin Harris	arch-riscv: Fix the srlw and srliw instructions.	blob \| commitdiff \| raw \| diff to current
2018-05-12	Alec Roelke	arch-riscv: Update CSR implementations	blob \| commitdiff \| raw \| diff to current
2018-03-20	Tuan Ta	riscv: throw IllegalInstFault when decoding invalid...	blob \| commitdiff \| raw \| diff to current
2018-02-19	Alec Roelke	arch-riscv: Fix compressed branch op offset	blob \| commitdiff \| raw \| diff to current
2018-01-16	Alec Roelke	arch-riscv: Fix floating-poing op classes	blob \| commitdiff \| raw \| diff to current
2018-01-16	Alec Roelke	arch-riscv: Fix floating-point conversion bugs	blob \| commitdiff \| raw \| diff to current
2018-01-10	Alec Roelke	arch-riscv: Make use of ImmOp's polymorphism	blob \| commitdiff \| raw \| diff to current
2017-11-29	Alec Roelke	arch-riscv: Move parts of mem insts out of ISA	blob \| commitdiff \| raw \| diff to current
2017-07-14	Gabe Black	riscv: Disambiguate between the C and C++ versions...	blob \| commitdiff \| raw \| diff to current
2017-07-14	Alec Roelke	riscv: Fix bugs with RISC-V decoder and detailed CPUs	blob \| commitdiff \| raw \| diff to current
2017-07-11	Alec Roelke	arch-riscv: Add support for compressed extension RV64C	blob \| commitdiff \| raw \| diff to current
2017-07-11	Alec Roelke	arch-riscv: Restructure ISA description	blob \| commitdiff \| raw \| diff to current
2017-04-05	Alec Roelke	riscv: fix Linux problems with LR and SC ops	blob \| commitdiff \| raw \| diff to current
2016-11-30	Alec Roelke	riscv: [Patch 7/5] Corrected LRSC semantics	blob \| commitdiff \| raw \| diff to current
2016-11-30	Alec Roelke	riscv: [Patch 4/5] Added RISC-V atomic memory extension...	blob \| commitdiff \| raw \| diff to current
2016-11-30	Alec Roelke	riscv: [Patch 3/5] Added RISCV floating point extension...	blob \| commitdiff \| raw \| diff to current
2016-11-30	Alec Roelke	riscv: [Patch 2/5] Added RISC-V multiply extension...	blob \| commitdiff \| raw \| diff to current
2016-11-30	Alec Roelke	arch: [Patch 1/5] Added RISC-V base instruction set...	blob \| commitdiff \| raw \| diff to current

RSS Atom