projects / gem5.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
cpu: Add HTM ExecContext API
[gem5.git] / src / arch / riscv /
2019-11-02 Gabe Blackarch,cpu: Move endianness conversion of inst bytes... tree | commitdiff
2019-10-30 Gabe Blackarch: Make endianness a property of the OS class syscal... tree | commitdiff
2019-10-25 Gabe Blackmips,riscv: Get rid of some Alpha cruft in these System... tree | commitdiff
2019-10-25 Gabe Blackcpu: Create a PCEventScope class to abstract the scope... tree | commitdiff
2019-10-19 Gabe Blackarch: Make a base class for Interrupts. tree | commitdiff
2019-10-16 Gabe Blackarch,base,sim: Move Process loader hooks into the Proce... tree | commitdiff
2019-10-12 Gabe Blackarch,base: Separate the idea of a memory image and... tree | commitdiff
2019-10-10 Gabe Blackarch,base: Stop loading the interpreter in ElfObject. tree | commitdiff
2019-10-10 Gabe Blackarch, base: Stop assuming object files have three segments. tree | commitdiff
2019-10-09 Gabe Blackarch-mips,arch-riscv,base: Get rid of the unused HexFil... tree | commitdiff
2019-10-09 Gabe Blackbase: Rename Section to Segment, and some of its members. tree | commitdiff
2019-08-23 Alec Roelkearch-riscv: fix GDB register cache tree | commitdiff
2019-08-21 Yifei Liuarch-riscv: Update register file tree | commitdiff
2019-05-30 Gabe Blackarch, base, cpu, gpu, sim: Merge getMemProxy and getVir... tree | commitdiff
2019-05-29 Ciro Santillisim-se: add a release parameter to Process.py tree | commitdiff
2019-05-21 Brandon Pottersim-se: change syscall function signature tree | commitdiff
2019-05-20 Gabe Blackriscv: Add an object file loader for linux. tree | commitdiff
2019-05-04 Alec Roelkearch-riscv: Implement MHARTID CSR tree | commitdiff
2019-05-03 Avishai Tvilaarch-riscv,isa: Fix for compressed jump (c_j) imm tree | commitdiff
2019-04-30 Gabe Blackarch: Stop using TheISA within the ISAs. tree | commitdiff
2019-04-28 Gabe Blackarch, sim: Simplify the AuxVector type. tree | commitdiff
2019-02-12 Andreas Sandbergpython: Don't assume SimObjects live in the global... tree | commitdiff
2019-02-08 Tuan Tariscv: fix AMO, LR and SC instructions tree | commitdiff
2019-02-08 Tuan Tariscv: fixed syscall return value tree | commitdiff
2019-02-08 Tuan Tariscv: ignore nanosleep syscall tree | commitdiff
2019-02-08 Tuan Taarch-riscv: initialize RISC-V's thread pointer register... tree | commitdiff
2019-02-07 Austin Harrisarch-riscv: Enable support for riscv 32-bit in SE mode. tree | commitdiff
2019-02-06 Tuan Tariscv: remove NonSpeculative flag from fence inst tree | commitdiff
2019-02-06 Tuan Taarch-riscv: Initialize interrupt mask tree | commitdiff
2019-02-05 Andrea Mondellimisc: added missing override specifier tree | commitdiff
2019-02-05 Austin Harrisriscv: Get rid of ISA specific register types in Interr... tree | commitdiff
2019-02-01 Gabe Blackcpu, arch: Replace the CCReg type with RegVal. tree | commitdiff
2019-01-31 Gabe Blackriscv: Get rid of some ISA specific register types. tree | commitdiff
2019-01-31 Gabe Blackarch: cpu: Rename *FloatRegBits* to *FloatReg*. tree | commitdiff
2019-01-30 Giacomo Gabrielliarch,cpu: Add vector predicate registers tree | commitdiff
2019-01-24 Gabe Blackbase: arch: Get rid of the now unused FloatRegVal type. tree | commitdiff
2019-01-22 Gabe Blackarch: cpu: Stop passing around misc registers by reference. tree | commitdiff
2019-01-22 Brandon Pottersim-se: add syscalls related to polling tree | commitdiff
2019-01-16 Gabe Blackarch: Make the ISA register types aliases for the globa... tree | commitdiff
2019-01-16 Alec Roelkearch-riscv: Add interrupt handling tree | commitdiff
2019-01-16 Alec Roelkearch-riscv: Fix reset function and style tree | commitdiff
2019-01-10 Andreas Sandbergsim-se: Refactor clone to avoid most ifdefs tree | commitdiff
2018-09-19 Brandon Pottersyscall_emul: expand AuxVector class tree | commitdiff
2018-07-28 Alec Roelkearch-riscv: Add xret instructions tree | commitdiff
2018-07-28 Alec Roelkearch-riscv: Add support for trap value register tree | commitdiff
2018-07-28 Alec Roelkearch-riscv: Add support for fault handling tree | commitdiff
2018-07-09 Robertarch-riscv: enable rudimentary fs simulation tree | commitdiff
2018-07-09 Austin Harrisarch-riscv: Fix the srlw and srliw instructions. tree | commitdiff
2018-06-11 Giacomo Travaglinimisc: Using smart pointers for memory Requests tree | commitdiff
2018-06-11 Giacomo Travaglinimisc: Substitute pointer to Request with aliased RequestPtr tree | commitdiff
2018-05-12 Alec Roelkearch-riscv: Update CSR implementations tree | commitdiff
2018-03-27 Gabe Blackarch: cpu: Make the ExtMachInst type a template argumen... tree | commitdiff
2018-03-26 Gabe Blackarch: Fix all override related warnings. tree | commitdiff
2018-03-26 Gabe Blackarch: Add a virtual asBytes function to the StaticInst... tree | commitdiff
2018-03-20 Tuan Tariscv: throw IllegalInstFault when decoding invalid... tree | commitdiff
2018-02-19 Alec Roelkearch-riscv: Fix compressed branch op offset tree | commitdiff
2018-01-29 Gabe Blackriscv: Add overrides to various StaticInst methods. tree | commitdiff
2018-01-20 Gabe Blackarch, mem: Make the page table lookup function return... tree | commitdiff
2018-01-20 Gabe Blacksim, arch, base: Refactor the base remote GDB class. tree | commitdiff
2018-01-19 Gabe Blackarch, mem, sim: Consolidate and rename the SE mode... tree | commitdiff
2018-01-16 Alec Roelkearch-riscv: Fix floating-poing op classes tree | commitdiff
2018-01-16 Alec Roelkearch-riscv: Fix floating-point conversion bugs tree | commitdiff
2018-01-15 Gabe Blackarch: Fix a fatal_if in most of the arch's process... tree | commitdiff
2018-01-11 Alec Roelkearch-riscv: Don't crash when printing unknown CSRs tree | commitdiff
2018-01-11 Gabe Blackarch,mem: Remove the default value for page size. tree | commitdiff
2018-01-11 Gabe Blackarch,mem: Move page table construction into the arch... tree | commitdiff
2018-01-10 Alec Roelkearch-riscv: Make use of ImmOp's polymorphism tree | commitdiff
2018-01-10 Gabe Blackalpha,arm,mips,power,riscv,sparc,x86,cpu: Get rid of... tree | commitdiff
2018-01-05 Tuan Taarch-riscv: Ignore sched_yield syscall in SE mode tree | commitdiff
2018-01-05 Tuan Taarch-riscv: Ignore set_robust_list and get_robust_list... tree | commitdiff
2018-01-05 Tuan Taarch-riscv: Add an implementation of set_tid_address... tree | commitdiff
2018-01-05 Alec Roelkearch-riscv: Correct syscall argument reg count tree | commitdiff
2018-01-04 Alec Roelkearch-riscv: Remove "magic" syscall number constant tree | commitdiff
2017-12-23 Gabe Blackalpha,arm,mips,power,riscv,sparc,x86: Get rid of TheISA... tree | commitdiff
2017-12-23 Gabe Blackriscv,x86: Stop using the arch Nop machine instruction... tree | commitdiff
2017-12-22 Gabe Blackarch,cpu: "virtualize" the TLB interface. tree | commitdiff
2017-12-14 Alec Roelkearch-riscv: Define AT_RANDOM properly tree | commitdiff
2017-12-14 Alec Roelkearch-riscv: Increase maximum stack size tree | commitdiff
2017-12-13 Gabe Blackcpu,alpha,mips,power,riscv,sparc: Get rid of eaComp... tree | commitdiff
2017-12-07 Alec Roelkearch-riscv: Move compressed ops out of ISA tree | commitdiff
2017-12-04 Gabe Blackmisc: Rename misc.(hh|cc) to logging.(hh|cc) tree | commitdiff
2017-11-30 Alec Roelkearch-riscv: use sext rather than manual masks tree | commitdiff
2017-11-30 Alec Roelkearch-riscv: Remove spaces around ea_code tree | commitdiff
2017-11-29 Alec Roelkearch-riscv: Add missing license paragraphs tree | commitdiff
2017-11-29 Alec Roelkearch-riscv: Remove static parts of AMOs out of ISA tree | commitdiff
2017-11-29 Alec Roelkearch-riscv: Move parts of mem insts out of ISA tree | commitdiff
2017-11-29 Alec Roelkearch-riscv: Move unknown out of ISA description tree | commitdiff
2017-11-29 Alec Roelkearch-riscv: Move standard ops out of ISA tree | commitdiff
2017-11-28 Alec Roelkearch-riscv: Move static_inst into a directory tree | commitdiff
2017-11-22 Alec Roelkearch-riscv: Add missing system calls tree | commitdiff
2017-11-07 Gabe Blackalpha,arm,mips,power,riscv,sparc,x86: Merge exec decl... tree | commitdiff
2017-11-02 Gabe Blackalpha,arm,mips,power,riscv,sparc,x86,isa: De-specialize... tree | commitdiff
2017-10-17 Gabe Blackscons: Stop generating inc.d in the isa parser. tree | commitdiff
2017-10-13 Nikos Nikolerismem: Signal the local monitor when clearing the global... tree | commitdiff
2017-09-11 Gabe Blackstats: Get rid of some kernel stats related cruft. tree | commitdiff
2017-07-17 Alec Roelkeriscv: Define register index constants using literals tree | commitdiff
2017-07-14 Gabe Blackriscv: Disambiguate between the C and C++ versions... tree | commitdiff
2017-07-14 Alec Roelkeriscv: Fix bugs with RISC-V decoder and detailed CPUs tree | commitdiff
2017-07-14 Alec Roelkeriscv: Add unused attribute to some registers.hh constants tree | commitdiff
2017-07-11 Alec Roelkearch-riscv: Add support for compressed extension RV64C tree | commitdiff
next