arch,cpu: Add a setThreadContext method to the ISA class.
[gem5.git] / src / cpu / base.cc
2020-06-12 Gabe Blackarch,cpu: Add a setThreadContext method to the ISA...
2020-06-11 Gabe Blackarch,cpu: Change setCPU to setThreadContext in Interrupts.
2020-06-08 Bobby R. Brucemisc: Merge hotfix v20.0.0.2 into develop
2020-06-02 Bobby R. Brucemisc: Merge branch version update into develop
2020-06-02 Bobby R. Brucemisc: Merge in 'hotfix-m5-tick-rounding-error'
2020-05-28 Bobby R. BruceMerge branch 'release-staging-v20.0.0.0' into develop
2020-05-28 Bobby R. Brucemisc: Merge branch 'release-staging-v20.0.0.0' into...
2020-05-19 Gabe Blackarch,base,cpu,sim: Statically allocate debugSymbolTable.
2020-05-19 Gabe Blackarch,base,cpu,kern,sim: Encapsulate symbols in a class.
2020-04-29 Anouk Van Laersim-power: Creation of PowerState class
2020-04-22 Gabe Blackbase,arch,sim,cpu: Move object file loader components...
2020-03-07 Gabe Blackarch,cpu,gpu-compute,mem: Remove asid from Request...
2020-02-26 Bobby R. Brucemisc: merge branch 'release-staging-v19.0.0.0' into...
2020-02-24 Bobby R. Brucemisc: Merged release-staging-v19.0.0.0 into develop
2020-02-17 Gabe Blackcpu: Delete authors lists from the cpu directory.
2020-02-01 Gabe Blacksim,cpu: Move the call to initCPU into System.
2020-01-29 Ayaz Akramcpu: move initCPU calls from initState to init
2020-01-23 Gabe Blackcpu: Consolidate and move the CPU's calls to TheISA...
2019-11-25 Ciro Santillicpu: log thread activate and suspend with --debug-flags...
2019-10-25 Gabe Blackcpu: Switch off of the CPU's comInstEventQueue.
2019-10-25 Gabe Blackcpu: Access inst events through ThreadContext instead...
2019-10-25 Gabe Blackcpu: Delegate comInstEventQueue methods to the ThreadCo...
2019-10-25 Gabe Blackcpu: Make accesses to comInstEventQueue indirect throug...
2019-10-17 Gabe Blackcpu: Get rid of load count based events.
2019-08-27 Gabe Blackcpu, dev, mem: Use the new Port methods.
2019-04-28 Gabe Blackmem: Minimize the use of MemObject.
2019-03-28 Javier Buenocpu: Added a probe to notify the address of retired...
2019-03-19 Gabe Blackarch, cpu, dev, gpu, mem, sim, python: start using...
2019-03-01 Andrea Mondellimem-cache: alias to mem::getMasterPort in TLB class
2019-02-08 Tuan Tacpu: support atomic memory request type with AtomicOpFu...
2018-06-21 Giacomo Travaglinicpu: Fix bug introduced by RequestPtr type change
2018-06-11 Giacomo Travaglinimisc: Using smart pointers for memory Requests
2018-04-27 Giacomo Travaglinisim,cpu,mem,arch: Introduced MasterInfo data structure
2017-12-22 Gabe Blackarch,cpu: "virtualize" the TLB interface.
2017-12-04 Gabe Blackmisc: Rename misc.(hh|cc) to logging.(hh|cc)
2017-11-21 Jose Marinhocpu, cpu, sim: move Cycle probe update
2017-11-20 Jose Marinhocpu: Make automatic transition to OFF optional
2017-11-20 Anouk Van Laerpwr: Adds logic to enter power gating for the cpu model
2017-07-12 Sean Wilsoncpu: Refactor some Event subclasses to lambdas
2017-07-12 Jose Marinhocpu, sim: Add param to force CPUs to wait for GDB
2017-06-20 Sean Wilsoncpu, gpu-compute: Replace EventWrapper use with EventFu...
2015-07-20 Brandon Pottersyscall_emul: [patch 13/22] add system call retry capab...
2016-11-09 Brandon Potterstyle: [patch 1/22] use /r/3648/ to reorganize includes
2016-06-06 David Guillen Fandospwr: Low-power idle power state for idle CPUs
2016-06-06 Stephan Diestelhorstsim: Call regStats of base-class as well
2016-04-06 Andreas SandbergRevert power patch sets with unexpected interactions
2014-12-09 Akash Bagdiapower: Low-power idle power state for idle CPUs
2016-04-05 Geoffrey Blakecpu: Query CPU for inst executed from Python
2015-11-27 Andreas Sandbergbase: Add support for changing output directories
2016-02-07 Steve Reinhardtstyle: eliminate explicit boolean comparisons
2016-02-07 Steve Reinhardtstyle: fix missing spaces in control statements
2015-11-20 Andreas Sandbergcpu: Enforce 1 interrupt controller per thread
2015-09-30 Mitch Hayengaisa,cpu: Add support for FS SMT Interrupts
2015-09-30 Mitch Hayengacpu: Add per-thread monitors
2015-09-30 Mitch Hayengacpu: Change thread assignments for heterogenous SMT
2015-08-21 Andreas Hanssoncpu: Move invldPid constant from Request to BaseCPU
2015-07-07 Andreas Sandbergsim: Refactor the serialization base class
2015-04-14 Malek Muslehconfig, cpu: fix progress interval for switched CPUs
2015-01-10 Nikos Nikoleriscpu: fix RetiredStores probe point
2014-11-14 Andreas Hanssonarm: Fixes based on UBSan and static analysis
2014-11-06 Marc Orrx86 isa: This patch attempts an implementation at mwait.
2014-10-16 Andreas Sandbergcpu: Probe points for basic PMU stats
2014-05-09 Geoffrey Blakearch, arm: Preserve TLB bootUncacheability when switchi...
2014-05-09 Akash Bagdiacpu, arm: Allow the specification of a socket field
2013-11-25 Steve Reinhardt... sim: simulate with multiple threads and event queues
2013-07-18 Andreas Hanssonmem: Set the cache line size on a system level
2013-06-11 Andreas Sandbergcpu: Add support for scheduling multiple inst/load...
2013-04-22 Dam Sunwoocpu: generate SimPoint basic block vector profiles
2013-03-26 Andreas Hanssoncpu: Remove CpuPort and use MasterPort in the CPU classes
2013-02-15 Andreas Sandbergcpu: Refactor memory system checks
2013-01-07 Andreas Sandbergcpu: Unify the serialization code for all of the CPU...
2013-01-07 Andreas Sandbergcpu: Flush TLBs on switchOut()
2013-01-07 Andreas Sandbergcpu: Rename defer_registration->switched_out
2013-01-07 Andreas Sandbergcpu: Introduce sanity checks when switching between...
2013-01-07 Andreas Sandbergarch: Make the ISA class inherit from SimObject
2012-11-02 Dam SunwooARM: dump stats and process info on context switches
2012-10-15 Andreas HanssonPort: Add protocol-agnostic ports in the port hierarchy
2012-09-13 Joel HestnessBase CPU: Initialize profileEvent to NULL
2012-08-28 Andreas HanssonClock: Rework clocks to avoid tick-to-cycle transformations
2012-08-28 Andreas HanssonPort: Stricter port bind/unbind semantics
2012-08-21 Andreas HanssonClock: Move the clock and related functions to ClockedO...
2012-08-15 Anthony GutierrezO3,ARM: fix some problems with drain/switchout function...
2012-07-09 Andreas HanssonFix: Address a few benign memory leaks
2012-05-01 Andreas HanssonMEM: Separate requests and responses for timing accesses
2012-04-14 Andreas HanssonMEM: Separate snoops and normal memory requests/responses
2012-03-30 William WangMEM: Introduce the master/slave port sub-classes in C++
2012-03-09 Geoffrey BlakeCheckerCPU: Make CheckerCPU runtime selectable instead...
2012-03-02 Andreas HanssonCPU: Check that the interrupt controller is created...
2012-02-24 Andreas HanssonCPU: Round-two unifying instr/data CPU ports across...
2012-02-12 Anthony Gutierrezcpu: add separate stats for insts/ops both globally...
2012-02-12 Ali Saidimem: Add a master ID to each request object.
2012-02-01 Gabe BlackMerge ... head, hopefully the last time for this batch.
2012-01-31 Koan-Sin Tanclang: Enable compiling gem5 using clang 2.9 and 3.0
2012-01-31 Geoffrey BlakeCheckerCPU: Re-factor CheckerCPU to be compatible with...
2012-01-31 Gabe BlackMerge with main repository.
2012-01-29 Gabe BlackYet another merge with the main repository.
2012-01-28 Gabe BlackMerge with the main repo.
2012-01-16 Gabe BlackMerge yet again with the main repository.
2012-01-17 Andreas HanssonMEM: Separate queries for snooping and address ranges
2012-01-17 Andreas HanssonCPU: Moving towards a more general port across CPU...
next