misc: Merge branch v20.1.0.3 hotfix into develop
[gem5.git] / src / cpu / checker / cpu.hh
2021-02-03 Bobby R. Brucemisc: Merge branch v20.1.0.3 hotfix into develop
2021-01-27 Gabe Blackarch-x86,cpu: Don't use aliases to hide TheISA::.
2020-11-16 Bobby R. Brucemisc: Merge branch hotfix v20.1.0.2 branch into develop
2020-11-03 Giacomo Travaglinicpu, fastmodel: Remove the old getDTBPtr/getITBPtr...
2020-10-21 Giacomo Travaglinicpu: Remove unused demapInstPage and demapDataPage
2020-10-21 Giacomo Travaglinimisc: BaseCPU using ArchMMU instead of ArchDTB/ArchITB
2020-10-14 Gabe Blackmisc: Standardize the way create() constructs SimObjects.
2020-10-01 Bobby R. Brucemisc: Merge branch 'release-staging-v20.1.0.0' into...
2020-09-30 Giacomo Travaglinicpu: Never use a empty byteEnable
2020-09-25 Bobby R. Brucemisc: Merge branch 'release-staging-v20.1.0.0' into...
2020-09-22 Bobby R. Brucemisc: Merge branch 'release-staging-v20.1.0.0' into...
2020-09-20 Gabe Blackarch,cpu,sim: Route system calls through the workload.
2020-09-10 Shivani Parekhmisc: Replaced master/slave terminology
2020-09-08 Timothy Hayescpu: Add HTM ExecContext API
2020-09-02 Gabe Blackmisc: Remove the "fault" parameter from syscall functions.
2020-08-26 Emily Brickeycpu: update port terminology
2020-03-09 Gabe Blackarch,cpu: Get rid of unused/unimplemented vtophys variants.
2020-02-26 Bobby R. Brucemisc: merge branch 'release-staging-v19.0.0.0' into...
2020-02-24 Bobby R. Brucemisc: Merged release-staging-v19.0.0.0 into develop
2020-02-17 Gabe Blackcpu: Delete authors lists from the cpu directory.
2020-02-17 Giacomo Travaglinicpu: Mark ExecContext::tcBase() as const
2019-12-11 Giacomo Travaglinicpu: Fix coding style (byteEnable->byte_enable)
2019-12-10 Gabe Blackarch,cpu,sim: Push syscall number determination up...
2019-09-23 Jordi Vaquerocpu, mem: Changing AtomicOpFunctor* for unique_ptr...
2019-08-28 Gabe Blackcpu: Make get(Data|Inst)Port return a Port and not...
2019-05-11 Giacomo Gabriellicpu,mem: Add support for partial loads/stores and wide...
2019-05-11 Giacomo Gabriellicpu: Add a memory access predicate
2019-04-30 Gabe Blackcpu: alpha: Delete all occurrances of the simPalCheck...
2019-04-30 Gabe Blackcpu: Remove hwrei from the generic interfaces.
2019-04-29 Gabe Blackcpu: Get rid of the (read|set)RegOtherThread methods.
2019-02-08 Tuan Tacpu: support atomic memory request type with AtomicOpFu...
2019-02-01 Gabe Blackcpu, arch: Replace the CCReg type with RegVal.
2019-01-31 Gabe Blackarch: cpu: Rename *FloatRegBits* to *FloatReg*.
2019-01-30 Giacomo Gabrielliarch,cpu: Add vector predicate registers
2019-01-22 Gabe Blackarch: cpu: Stop passing around misc registers by reference.
2019-01-16 Gabe Blackcpu: dev: sim: gpu-compute: Banish some ISA specific...
2018-12-20 Gabe Blackarch, cpu: Remove float type accessors.
2018-11-16 Rekai Gonzalez-Alb... cpu: Fix the usage of const DynInstPtr
2018-06-11 Giacomo Travaglinimisc: Using smart pointers for memory Requests
2018-06-11 Giacomo Travaglinimisc: Substitute pointer to Request with aliased RequestPtr
2018-01-09 Gabe Blackcpu, power: Get rid of the remnants of the EA computati...
2017-12-22 Gabe Blackarch,cpu: "virtualize" the TLB interface.
2017-07-05 Rekai Gonzalez-Alb... cpu: Added interface for vector reg file
2017-07-05 Rekai Gonzalez-Alb... cpu: Result refactoring
2017-07-05 Rekai Gonzalez-Alb... cpu: Simplify the rename interface and use RegId
2017-07-05 Nathanael Premillieuarch, cpu: Architectural Register structural indexing
2015-07-20 Brandon Pottersyscall_emul: [patch 13/22] add system call retry capab...
2016-08-15 Nikos Nikoleriscpu, arch: fix the type used for the request flags
2016-02-23 Andreas Hanssonscons: Add missing override to appease clang
2015-10-12 Andreas Hanssonmisc: Add explicit overrides and fix other clang >...
2015-10-12 Andreas Hanssonmisc: Remove redundant compiler-specific defines
2015-09-30 Mitch Hayengacpu,isa,mem: Add per-thread wakeup logic
2015-09-30 Mitch Hayengacpu: Add per-thread monitors
2015-07-28 Nilay Vaishrevert 5af8f40d8f2c
2015-07-26 Nilay Vaishcpu: implements vector registers
2015-07-07 Andreas Sandbergsim: Refactor the serialization base class
2015-02-16 Andreas Hanssonarch: Make readMiscRegNoEffect const throughout
2014-11-06 Marc Orrx86 isa: This patch attempts an implementation at mwait.
2014-09-19 Andreas Hanssonarch: Pass faults by const reference where possible
2014-09-03 Andreas Sandbergarch, cpu: Factor out the ExecContext into a proper...
2014-01-24 Geoffrey Blakechecker: CheckerCPU handling of MiscRegs was incorrect
2013-10-15 Yasuko Eckertcpu: add a condition-code register class
2013-10-15 Steve Reinhardtcpu: rename *_DepTag constants to *_Reg_Base
2013-03-26 Andreas Hanssoncpu: Remove CpuPort and use MasterPort in the CPU classes
2012-08-28 Andreas HanssonChecker: Fix checker CPU ports
2012-05-26 Gabe BlackCPU: Merge the predecoder and decoder.
2012-03-30 William WangMEM: Introduce the master/slave port sub-classes in C++
2012-03-09 Geoffrey BlakeCheckerCPU: Add function stubs to non-ARM ISA source...
2012-03-09 Geoffrey BlakeCheckerCPU: Make CheckerCPU runtime selectable instead...
2012-02-12 Ali Saidimem: Add a master ID to each request object.
2012-02-01 Gabe BlackMerge ... head, hopefully the last time for this batch.
2012-01-31 Geoffrey BlakeCheckerCPU: Re-factor CheckerCPU to be compatible with...
2012-01-31 Gabe BlackMerge with main repository.
2012-01-29 Gabe BlackYet another merge with the main repository.
2012-01-28 Gabe BlackMerge with the main repo.
2012-01-16 Gabe BlackMerge yet again with the main repository.
2012-01-07 Gabe BlackAnother merge with the main repository.
2012-01-07 Gabe BlackMerge with the main repository again.
2012-01-07 Gabe BlackMerge with main repository.
2011-11-18 Gabe BlackSE/FS: Get rid of includes of config/full_system.hh.
2011-11-18 Gabe BlackSE/FS: Get rid of FULL_SYSTEM in the CPU directory.
2011-04-15 Nathan Binkertincludes: sort all includes
2010-11-08 Ali SaidiARM/Alpha/Cpu: Change prefetchs to be more like normal...
2010-10-31 Gabe BlackISA,CPU,etc: Create an ISA defined PC type that abstrac...
2010-08-31 Gabe BlackCPU: Get rid of the unused ev5_trap function on the...
2010-06-03 Steve ReinhardtMinor remote GDB cleanup.
2009-07-13 Derek Howermerge
2009-07-09 Gabe BlackRegisters: Get rid of the float register width parameter.
2009-04-09 Gabe Blacktlb: Don't separate the TLB classes into an instruction...
2009-04-06 Gabe BlackMerge ARM into the head. ARM will compile but may not...
2009-02-25 Gabe BlackCPU: Get rid of translate... functions from various...
2008-10-20 Ali SaidiO3CPU: Undo Gabe's changes to remove hwrei and simpalch...
2008-10-11 Gabe BlackCPU: Eliminate the simPalCheck funciton.
2008-10-11 Gabe BlackCPU: Eliminate the hwrei function.
2008-09-10 Ali Saidistyle: Remove non-leading tabs everywhere they shouldn...
2008-08-11 Nathan Binkertparams: Convert the CPU objects to use the auto generat...
2008-02-27 Steve ReinhardtAutomated merge with ssh://daystrom.m5sim.org//repo/m5
2008-02-27 Gabe BlackTLB: Make a TLB base class and put a virtual demapPage...
2007-03-23 Kevin LimMerge ktlim@zizzer:/bk/newmem
2007-03-08 Gabe BlackMerge zizzer.eecs.umich.edu:/bk/newmem
next