intel/compiler: workaround for SIMD8 half-float MAD in gen8