projects
/
gem5.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
cpu: O3 rename using the flatIndex instead of index
2019-01-25
Giacomo Travaglini
cpu: O3 rename using the flatIndex instead of index
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-25
Giacomo Travaglini
arch-arm: Inital vector rename mode depending on A32/A64
commit
|
commitdiff
|
tree
2019-01-25
Giacomo Travaglini
cpu: Fix VecElemClass bugs in cpu models
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-25
Giacomo Travaglini
cpu: Add VecElem entries in MinorCPU Scoreboard
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-25
Giacomo Travaglini
arch-arm: Remove unused float operands
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-25
Giacomo Travaglini
arch: Provide traceback when parsing ISA code
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-23
Giacomo Travaglini
arch-arm: Implement LoadAcquire/StoreRelease in AArch32
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-23
Giacomo Travaglini
arch-arm: IsStoreConditional flag set depending on...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-23
Giacomo Travaglini
arch-arm: Remove SWP and SWPB instructions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-22
Giacomo Travaglini
arch-arm: Move AArch32 IMPLEMENTATION DEFINED registers
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-16
Giacomo Travaglini
arch-arm: Read VMPIDR instead of MPIDR when EL2 is...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-15
Giacomo Travaglini
cpu: Fix usage of setArchVecElem
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-15
Giacomo Travaglini
arch-arm: Fix usage of RegId constructor for VecElem
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-10
Giacomo Travaglini
base: Make it possible to convert strings to enums
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-04
Giacomo Travaglini
dev-arm: Implement GIC-400 model from GicV2
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2019-01-04
Giacomo Travaglini
dev-arm: Move VGic from Realview.py to Gic.py
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-12-19
Giacomo Travaglini
arch-arm: Add Crypto in SE mode
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-12-08
Giacomo Travaglini
base, systemc: Fix clang compilation
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-12-07
Giacomo Travaglini
mem: Compile tracePacket only when TRACING_ON is defined
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-12-06
Giacomo Travaglini
ext: Build googlemock with googletest
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-12-06
Giacomo Travaglini
ext: Import googlemock, release version 1.8.0
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-11-28
Giacomo Travaglini
tests: Convert IniFile unit test to a GTest
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-11-14
Giacomo Travaglini
arch-arm: Print register name when warning on AT instructions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-11-14
Giacomo Travaglini
sim: Move BitUnion overloading to show/parseParams
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-11-14
Giacomo Travaglini
sim: Move paramIn/Out definition to header file
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-11-12
Giacomo Travaglini
systemc: Push python headers on top of sources
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-11-07
Giacomo Travaglini
arch-arm: Deprecate usage of legacy bootloader patching
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-11-07
Giacomo Travaglini
arch-arm: ArmSystem::resetAddr64 renamed to be used...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-11-07
Giacomo Travaglini
arch-arm: Implement AArch32 RVBAR
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-11-07
Giacomo Travaglini
arch-arm: Remove SCTLR.VE bit
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-11-07
Giacomo Travaglini
arch-arm: Refactor ISA::clear by adding a ISA::clear32...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-11-07
Giacomo Travaglini
arch-arm: Remove MISCREG commented numbers
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-26
Giacomo Travaglini
arch-arm: IMPDEF for SYS instruction with CRn = {11...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-26
Giacomo Travaglini
arch-arm: AArch64 Instruction for MISCREG_IMPDEF_UNIMPL
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-26
Giacomo Travaglini
arch-arm: Refactor AArch64 MSR/MRS trapping
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-26
Giacomo Travaglini
arch-arm: Trap to EL2 only if not in Secure State
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-26
Giacomo Travaglini
arch-arm: Fix HVC trapping beahviour
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-26
Giacomo Travaglini
arch-arm: CPTR_EL3.TCPAC traps EL2 accesses to CPACR_EL1
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-09
Giacomo Travaglini
arch-arm: Add have_crypto System parameter
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-09
Giacomo Travaglini
cpu: Fix MinorCPU executing Crypto Instructions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-09
Giacomo Travaglini
arch-arm: AArch64 Crypto AES
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-09
Giacomo Travaglini
arch-arm: AArch64 Crypto SHA
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-02
Giacomo Travaglini
sim-se: Set ArmProcess64 hwcaps depending on ID regs
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-02
Giacomo Travaglini
sim-se: Different HWCAP for ArmProcess32/64
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-01
Giacomo Travaglini
arch-arm: Implement AArch64 ID regs as bitunions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-01
Giacomo Travaglini
arch-arm: Implement AArch64 ID_AA64MMFR2_EL1 register
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-01
Giacomo Travaglini
arch-arm: Move MiscReg BitUnions into a separate header...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-01
Giacomo Travaglini
arch-arm: Init AArch64 ID registers in SE mode
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-01
Giacomo Travaglini
cpu: Fix typo in header guard for Noncaching cpu
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-01
Giacomo Travaglini
dev-arm: Enable FIQ signaling for Group0 interrupts...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-01
Giacomo Travaglini
dev-arm: Create postFiq events for GICv2
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-01
Giacomo Travaglini
dev-arm: Implement GICv2 GICD_IGROUPR register
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-01
Giacomo Travaglini
dev-arm: Fix GICv2 cpu interrupt enable flag
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-10-01
Giacomo Travaglini
sim: Extend (UN)SERIALIZE_ARRAY to BitUnions
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-09-28
Giacomo Travaglini
dev-arm: Make CpuLocalTimer use standard ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-09-28
Giacomo Travaglini
dev-arm: Take into account PPI enable bit
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-09-28
Giacomo Travaglini
arch-arm: raise/clear IRQ when writing to PMOVSCLR/SET
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-09-17
Giacomo Travaglini
mem: Implement QoS Proportional Fair policy
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-09-10
Giacomo Travaglini
dev-arm: Make GenericTimer use standard ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-09-10
Giacomo Travaglini
dev-arm: Factory SimObject for generating ArmInterruptPin
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-09-10
Giacomo Travaglini
dev-arm: Create a getter for ArmInterruptPin ID number
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-09-07
Giacomo Travaglini
mem: Implement base QoS Policies.
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-09-07
Giacomo Travaglini
sim: Add System method for MasterID lookup
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-08-24
Giacomo Travaglini
cpu: Stream/SubstreamID support in TrafficGen
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-07-26
Giacomo Travaglini
base: Fix ucontext compilation error for macOS
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-07-25
Giacomo Travaglini
cpu: Warn when (un)serializing a traffic generator
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-07-25
Giacomo Travaglini
cpu: Allow creation of traffic gen from generic SimObjects
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-07-16
Giacomo Travaglini
arch-arm: Introduce ARMv8.1 Virtual Timer System Registers
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-07-16
Giacomo Travaglini
arch-arm: Introduce RAS System Registers
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-06-28
Giacomo Travaglini
base: Add an asymmetrical Coroutine class
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-06-22
Giacomo Travaglini
arch-arm: AArch32 execution triggering AArch64 SW Break
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-06-22
Giacomo Travaglini
arch-arm: BadMode checking if corresponding EL is implemented
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-06-21
Giacomo Travaglini
cpu: Fix bug introduced by RequestPtr type change
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-06-14
Giacomo Travaglini
arch-arm: Adapting IllegalExecution fault for AArch32
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-06-14
Giacomo Travaglini
arch-arm: Add Illegal Execution flag to PCState
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-06-14
Giacomo Travaglini
arch-arm: Read APSR in User Mode
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-06-13
Giacomo Travaglini
arch-arm: Fix missing Request allocation
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-06-11
Giacomo Travaglini
misc: Using smart pointers for memory Requests
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-06-11
Giacomo Travaglini
misc: Substitute pointer to Request with aliased RequestPtr
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-05-29
Giacomo Travaglini
arch-arm: ISA param for treating MISCREG_IMPDEF_UNIMPL...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-05-29
Giacomo Travaglini
arch-arm: Remove unusued MISCREG_A64_UNIMPL
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-05-29
Giacomo Travaglini
arch-arm: MPIDR.MT = 1 in a multithreaded system
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-05-29
Giacomo Travaglini
arch-arm: S3_<op1>_<Cn>_<Cm>_<op2> are Implementation...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-05-29
Giacomo Travaglini
cpu: Avoid unnecessary dynamic_pointer_cast in atomic...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-05-29
Giacomo Travaglini
arch-arm: Implement ARMv8.1 TTBR1_EL2 register
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-05-29
Giacomo Travaglini
arch-arm: Add E2H bit to HCR_EL2 System register
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-05-09
Giacomo Travaglini
sim: Remove trailing dot when assigning a master's...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-05-08
Giacomo Travaglini
arch-arm: Map ID_x_EL1 registers to AArch32 version
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-05-04
Giacomo Travaglini
scons: Fix --with-ubsan/asan compilation flags
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-04-27
Giacomo Travaglini
sim,cpu,mem,arch: Introduced MasterInfo data structure
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-04-19
Giacomo Travaglini
arch-arm: Add ARMv8.1 TTBR1_EL2 register
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-04-19
Giacomo Travaglini
arch-arm: Fix Unknown Instruction disassemble
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-04-19
Giacomo Travaglini
arch-arm: Change disassemble when MSR to UNKNOWN register
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-04-18
Giacomo Travaglini
arch-arm: Adding MiscReg Priv (EL1) global flag
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-04-18
Giacomo Travaglini
arch-arm: Using explicit invalidation in TLB
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-04-17
Giacomo Travaglini
arch-arm: Fix secure MiscReg access when EL3 is not...
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-04-10
Giacomo Travaglini
arch-arm: Fix mrc,mcr to cop14 disassemble
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-04-06
Giacomo Travaglini
arch-arm: Add support for Tarmac trace generation
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-04-06
Giacomo Travaglini
arch-arm: Add support for Tarmac trace-based simulation
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
2018-04-06
Giacomo Travaglini
arch-arm: Fix AArch32 branch instructions disassemble
...off-by: Giacomo Travaglini <
giacomo.travaglini@arm.com
>
commit
|
commitdiff
|
tree
next