projects
/
riscv-isa-sim.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
New counter enable scheme
2017-02-25
Andrew Waterman
New counter enable scheme
commit
|
commitdiff
|
tree
2017-02-21
Andrew Waterman
serialize simulator on wfi
commit
|
commitdiff
|
tree
2017-02-21
Andrew Waterman
Take M-mode interrupts over S-mode interrupts
commit
|
commitdiff
|
tree
2017-02-21
Andrew Waterman
permit MMIO loads to MSIP bit
commit
|
commitdiff
|
tree
2017-02-19
Andrew Waterman
Make HW setting of PTE A/D bits optional (by configure...
commit
|
commitdiff
|
tree
2017-02-18
Andrew Waterman
Spike uarch needs TLB flush after SPTBR write
commit
|
commitdiff
|
tree
2017-02-15
Andrew Waterman
sfence.vm -> sfence.vma
commit
|
commitdiff
|
tree
2017-02-08
Andrew Waterman
Encode VM type in sptbr, not mstatus
commit
|
commitdiff
|
tree
2017-02-03
Andrew Waterman
Fix interrupt delegation for coprocessors
commit
|
commitdiff
|
tree
2017-02-02
Andrew Waterman
For FMIN(sNaN, x) and FMIN(qNaN, qNaN), return canonical NaN
commit
|
commitdiff
|
tree
2017-02-02
Andrew Waterman
Set xPIE=1 on xRET
commit
|
commitdiff
|
tree
2017-01-08
Andrew Waterman
Only allow SIP.SSIP to be toggled if the interrupt...
commit
|
commitdiff
|
tree
2017-01-08
Andrew Waterman
Make SIP.STIP read-only
commit
|
commitdiff
|
tree
2016-11-14
Andrew Waterman
Fix 32-bit host portability bug
commit
|
commitdiff
|
tree
2016-11-10
Andrew Waterman
AMOs should always return store faults, not load faults
commit
|
commitdiff
|
tree