projects
/
riscv-isa-sim.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Disassemble jalr x0, x1, 0 as ret
2015-01-05
Andrew Waterman
Disassemble jalr x0, x1, 0 as ret
commit
|
commitdiff
|
tree
2015-01-03
Andrew Waterman
Require 4-byte instruction alignment until RVC is reimplemented
commit
|
commitdiff
|
tree
2015-01-03
Andrew Waterman
On misaligned fetch, set EPC to target, not branch...
commit
|
commitdiff
|
tree
2015-01-02
Andrew Waterman
Reduce dependences on auto-generated code
commit
|
commitdiff
|
tree