riscv-isa-sim.git
2018-10-06 Luke Kenneth... c.swsp and c.fswsp predication and offset enabling
2018-10-06 Luke Kenneth... allow x2 (sp) to be redirected in C.LWSP
2018-10-06 Luke Kenneth... temporary hack disabling SV in anything other than...
2018-10-06 Luke Kenneth... whoops inverted ldsp and lwsp immediates
2018-10-06 Luke Kenneth... create ldsp immediate offset overrides
2018-10-06 Luke Kenneth... add in predication for immediate, for C.LWSP
2018-10-05 Luke Kenneth... reorganise src and dest vector-element offsets
2018-10-05 Luke Kenneth... add srcoffs and destoffs sv state, alter CSRs
2018-10-04 Luke Kenneth... reorganise twin-predication
2018-10-04 Luke Kenneth... big reorganisation to support twin-predication
2018-10-03 Luke Kenneth... add in twin-predication identification
2018-10-03 Luke Kenneth... decided not to change the behaviour of LOAD/STORE
2018-10-02 Luke Kenneth... start work on parallelsing LOAD, pass in parameter...
2018-10-02 Luke Kenneth... debug print for floating-point regs
2018-10-01 Luke Kenneth... add comment explaining why invert isnt done in zeroing...
2018-10-01 Luke Kenneth... add comment explaining use of insn._rd() in zeroing
2018-10-01 Luke Kenneth... whoops vloop continuation logic the wrong way round
2018-10-01 Luke Kenneth... skip parallelisation of complex LR/SC operations
2018-10-01 Luke Kenneth... identify type of instruction with additional #defines
2018-09-30 Luke Kenneth... add a #define to id_regs.py which indicates name of...
2018-09-30 Luke Kenneth... list of instructions to avoid parallelising
2018-09-30 Luke Kenneth... update template comment
2018-09-30 Luke Kenneth... lots of debugging of predication, found other errors
2018-09-30 Luke Kenneth... add sv support for zeroing predication in dest register
2018-09-30 Luke Kenneth... add in predication to sv instruction execution
2018-09-30 Luke Kenneth... start linking in predication into sv
2018-09-30 Luke Kenneth... use an alternative logic for detecting scalar / loop-end
2018-09-30 Luke Kenneth... add compressed-identifying patterns to id_regs.py
2018-09-30 Luke Kenneth... fix code template for when SPIKE_SIMPLEV is not defined
2018-09-30 Luke Kenneth... yuk. break id_regs.py being a generic tool by skipping...
2018-09-29 Luke Kenneth... fix bug in sv template where FRS2 was checking rs3
2018-09-29 Luke Kenneth... add checks for RVC registers to sv template
2018-09-29 Luke Kenneth... add sv_insn_t overloads for rvc registers
2018-09-29 Luke Kenneth... also arrange for id_regs.py to identify compressed...
2018-09-29 Luke Kenneth... a LOT of debugging and fixing, sv loop actually working
2018-09-29 Luke Kenneth... move SV CSRs to user-read-write
2018-09-29 Luke Kenneth... add near-duplicate of SV CFG REG CSRs, for predication
2018-09-29 Luke Kenneth... add implementation of CSR SV CFG regs 0-7
2018-09-29 Luke Kenneth... assign SV REG CSRs (using new union ability)
2018-09-29 Luke Kenneth... make sv csr tables a union so they can be assigned...
2018-09-29 Luke Kenneth... add support for CSR_SVVL to CSRRWI as well
2018-09-29 Luke Kenneth... fix bug in CSR set SVVL: val has already been looked up
2018-09-29 Luke Kenneth... add stub for SV REG configs
2018-09-29 Luke Kenneth... stop a compiler warning
2018-09-29 Luke Kenneth... reorganise from moving sv_pred_* and sv_reg_* tables...
2018-09-29 Luke Kenneth... have to move SV CSRs into processor_t
2018-09-29 Luke Kenneth... add 8 CSRs for registers and predication each
2018-09-29 Luke Kenneth... whoops dont need separate SVSETVL/SVGETVL CSRs
2018-09-29 Luke Kenneth... revert addition of svsetvl as an actual opcode, add...
2018-09-29 Luke Kenneth... Revert "sv setvl as a csr not going to work, add getvl...
2018-09-29 Luke Kenneth... Revert "manually add svsetvl instruction"
2018-09-28 Luke Kenneth... manually add svsetvl instruction
2018-09-28 Luke Kenneth... sv setvl as a csr not going to work, add getvl only
2018-09-27 Luke Kenneth... adding sv vector length CSR to processor state, and...
2018-09-27 Luke Kenneth... add sv predication function
2018-09-26 Luke Kenneth... save some cpu cycles by |ing the checks for vectorop...
2018-09-26 Luke Kenneth... whoops vectorop has to be |= not &= to accumulate ...
2018-09-26 Luke Kenneth... cache the sv redirected register values on each loop
2018-09-26 Luke Kenneth... remembered that the use of sv registers have to be...
2018-09-26 Luke Kenneth... clarify comments on (key strategic) sv_insn_t::remap...
2018-09-26 Luke Kenneth... actually implement sv register re-mapping
2018-09-26 Luke Kenneth... ok this is tricky: an extra parameter has to be passed...
2018-09-26 Luke Kenneth... move sv remap function to sv.cc (not inline)
2018-09-26 Luke Kenneth... check if register redirection is active, and if vectori...
2018-09-26 Luke Kenneth... comment why sv_insn_t is set up the way it is; add...
2018-09-26 Luke Kenneth... easier to #define USING_NOREGS if the opcode does not...
2018-09-26 Luke Kenneth... include auto-generated identification of use of registe...
2018-09-26 Luke Kenneth... shuffle things around a bit for sv, put rv32/64_name...
2018-09-25 Luke Kenneth... skip id_reg.py parsing its own output; stop outputting...
2018-09-25 Luke Kenneth... change to instruction template parsing, create one...
2018-09-25 Luke Kenneth... add decode.h header to sv.h
2018-09-25 Luke Kenneth... rename sv vlen to sv voffs, add csr and reg tables
2018-09-25 Luke Kenneth... add reference to vector length in sv
2018-09-25 Luke Kenneth... use sv_insn_t class in instruction template
2018-09-25 Luke Kenneth... add sv_insn_t class (inherits from insn_t)
2018-09-25 Luke Kenneth... argh cant virtualise rd/rs1-3, due to union usage with...
2018-09-25 Luke Kenneth... sv: rd, rs1/2/3 become virtual so that sv_insn_t can...
2018-09-25 Luke Kenneth... clarify sv cam table
2018-09-24 Luke Kenneth... define CSR and register tables for SV
2018-09-24 Luke Kenneth... remove unneeded use of AM_CONDITIONAL
2018-09-24 Luke Kenneth... add #define for SPIKE_SIMPLEV, re-run autoreconf
2018-09-24 Luke Kenneth... create #defines from identified registers, per opcode
2018-09-24 Luke Kenneth... clarify docstring on id_regs.py
2018-09-24 Luke Kenneth... add function identifying the registers in each emulated...
2018-09-24 Luke Kenneth... identify instructions, plan: extract registers
2018-09-13 Andrew WatermanUpdate README master
2018-09-06 Tim NewsomeMerge pull request #235 from riscv/sba
2018-09-05 Tim NewsomeFix cut-and-paste bug in 64-bit SBA loads.
2018-08-24 Andrew WatermanHandle spike-dasm inputs with leading 0x correctly
2018-08-24 Tim NewsomeAdd dummy custom debug registers, to test OpenOCD....
2018-08-24 Andrew WatermanFix several disassembler bugs
2018-08-23 Andrew WatermanAdd --disable-dtb option to suppress writing the DTB...
2018-08-22 Andrew WatermanMake IRQ_COP read-only/undelegable unless coprocessor...
2018-08-21 Andrew WatermanInstantiate disassembler after max_xlen is known
2018-08-18 Andrew WatermanDon't increment instret immediately after it is written...
2018-08-10 Tim NewsomeFix 2 trigger corner cases. (#229)
2018-07-31 Andrew WatermanMake sstatus.MXR readable
2018-07-23 SeungRyeol LeeFix using the uninitialized disassemble object. (#220)
2018-07-10 Andrew WatermanRefactor and fix LR/SC implementation (#217)
2018-06-12 Tim NewsomeMerge pull request #212 from riscv/hartsel
next