2021-09-28 |
Luke Kenneth... | remove Mux Value.cast before passing to 1st argument... |
commit | commitdiff | tree |
2021-09-27 |
Luke Kenneth... | add redirection of __Assign__ to allow overrides for... |
commit | commitdiff | tree |
2021-09-27 |
Luke Kenneth... | add redirection of __Switch__ to allow overrides for... |
commit | commitdiff | tree |
2021-09-27 |
Luke Kenneth... | add redirection of __Mux__ to allow overrides for more... |
commit | commitdiff | tree |
2021-09-27 |
Anton Blanchard | hdl.ast: remove quadratic time complexity in Statement... |
commit | commitdiff | tree |
2021-09-25 |
H-S-S-11 | vendor.xilinx: avoid using `/` for hierarchy in ISE... |
commit | commitdiff | tree |
2021-09-25 |
Marcelina Kościelnicka | Unify Xilinx platforms into a single class, support... |
commit | commitdiff | tree |
2021-09-25 |
Adam Jeliński | _toolchain: Properly set compiler/linker executables... |
commit | commitdiff | tree |
2021-08-16 |
Robin Ole Heinemann | vendor.xilinx_{7series,ultrascale}: hierachical ->... |
commit | commitdiff | tree |
2021-07-17 |
Jean-François... | _toolchain: substitute '+' with 'X' in tool_env_var(). |
commit | commitdiff | tree |
2021-05-20 |
whitequark | README: update IRC channel. |
commit | commitdiff | tree |
2021-05-18 |
Robin Ole Heinemann | rpc: fix parsing of negative signed parameters |
commit | commitdiff | tree |
2021-05-18 |
Robin Ole Heinemann | test.test_hdl_ast.OperatorTestCase: remove duplicate... |
commit | commitdiff | tree |
2021-05-18 |
Robin Ole Heinemann | tests: rename tests with duplicate names |
commit | commitdiff | tree |
2021-05-18 |
Robin Ole Heinemann | tests.test_hdl_cd.ClockDomainTestCase.test_name: actual... |
commit | commitdiff | tree |
2021-05-18 |
Robin Ole Heinemann | *: remove unused variables |
commit | commitdiff | tree |
2021-05-18 |
Robin Ole Heinemann | *: remove unused imports |
commit | commitdiff | tree |
2021-05-11 |
Thomas Watson | tests.hdl.dsl: add tests for mis-nested Switch/Case... |
commit | commitdiff | tree |
2021-05-11 |
Thomas Watson | hdl.dsl: raise SyntaxError for mis-nested If/Elif/Else... |
commit | commitdiff | tree |
2021-04-12 |
Adam Greig | vendor.lattice_{ecp5,machxo_2_3l}: remove -forceAll... master |
commit | commitdiff | tree |
2021-03-19 |
whitequark | CI: fix sri-csl/formal-methods PPA series. |
commit | commitdiff | tree |
2021-03-18 |
whitequark | hdl.ast: handle int subclasses as slice start/stop... |
commit | commitdiff | tree |
2021-02-04 |
dx-mon | compat.genlib.roundrobin: fix missing imports |
commit | commitdiff | tree |
2021-01-31 |
nickoe | vendor.xilinx_7series: fix tool names for symbiflow. |
commit | commitdiff | tree |
2021-01-26 |
Katherine Temkin | vendor.lattice_ecp5: correctly generate OE signaling... |
commit | commitdiff | tree |
2021-01-23 |
Adam Greig | vendor.lattice_ecp5: replicate OE signal for each outpu... |
commit | commitdiff | tree |
2021-01-23 |
whitequark | README: add ChipEleven as a sponsor. |
commit | commitdiff | tree |
2021-01-17 |
Joel Stanley | docs: Update up_counter to avoid deprecation warning |
commit | commitdiff | tree |
2021-01-14 |
Adam Greig | vendor.lattice_ecp5: remove outdated comment in ECP5... |
commit | commitdiff | tree |
2021-01-06 |
Robin Ole Heinemann | lib.fifo.AsyncFIFOBuffered: fix output register accounting |
commit | commitdiff | tree |
2021-01-06 |
Robin Ole Heinemann | lib.fifo.AsyncFIFOBuffered: fix FFSynchronizer latency |
commit | commitdiff | tree |
2021-01-06 |
Robin Ole Heinemann | lib.fifo: use proper clock domains in AsyncFIFO tests |
commit | commitdiff | tree |
2021-01-06 |
Robin Ole Heinemann | lib.fifo.AsyncFIFOBuffered: use FFSynchronizer instead... |
commit | commitdiff | tree |
2020-12-12 |
whitequark | Revert "vendor.xilinx_7series: byte swap generated... |
commit | commitdiff | tree |
2020-12-12 |
whitequark | hdl.ast: formatting. NFC. |
commit | commitdiff | tree |
2020-12-12 |
whitequark | hdl.ast: normalize case values to two's complement... |
commit | commitdiff | tree |
2020-12-12 |
whitequark | back.rtlil: give private items an appropriate name... |
commit | commitdiff | tree |
2020-11-24 |
whitequark | build.plat: make `verbose` work like all other overrides. |
commit | commitdiff | tree |
2020-11-24 |
whitequark | vendor.intel: implement `add_settings` (QSF) and `add_c... |
commit | commitdiff | tree |
2020-11-22 |
whitequark | vendor.xilinx_spartan_3_6: fix typo. |
commit | commitdiff | tree |
2020-11-21 |
whitequark | hdl.ast: remove dead code. NFC. |
commit | commitdiff | tree |
2020-11-17 |
awygle | nmigen.hdl.rec: restore Record.shape(). |
commit | commitdiff | tree |
2020-11-14 |
Marcelina Kościelnicka | sim._pyrtl: mask Mux selection operand. |
commit | commitdiff | tree |
2020-11-13 |
Jan Kowalewski | vendor.quicklogic: enable SoC clock configuration |
commit | commitdiff | tree |
2020-11-13 |
whitequark | vendor.quicklogic: write OpenOCD scripts as part of... |
commit | commitdiff | tree |
2020-11-10 |
whitequark | build.plat: TemplatedPlatform.iter_extra_files→Platform... |
commit | commitdiff | tree |
2020-11-09 |
awygle | hdl.rec: proxy operators correctly. |
commit | commitdiff | tree |
2020-11-06 |
Konrad Beckmann | vendor.intel: add support for Cyclone V internal oscillator |
commit | commitdiff | tree |
2020-11-06 |
whitequark | hdl.ast: deprecate UserValue in favor of ValueCastable. |
commit | commitdiff | tree |
2020-11-06 |
whitequark | sim.pysim: avoid redundant VCD updates. |
commit | commitdiff | tree |
2020-11-06 |
whitequark | examples: clean up oudated code. |
commit | commitdiff | tree |
2020-11-06 |
whitequark | Fix commit 8313d6e7. |
commit | commitdiff | tree |
2020-11-06 |
whitequark | cli: update deprecated import. |
commit | commitdiff | tree |
2020-11-06 |
whitequark | CI: add CPython 3.9 to test matrix. |
commit | commitdiff | tree |
2020-11-06 |
whitequark | CI: run testsuite with -Werror. |
commit | commitdiff | tree |
2020-11-06 |
whitequark | vendor.lattice_{ice40,ecp5}: clean up $verilog_initial_... |
commit | commitdiff | tree |
2020-11-06 |
awygle | hdl.rec: migrate Record from UserValue to ValueCastable. |
commit | commitdiff | tree |
2020-11-06 |
awygle | hdl.ast: implement ValueCastable. |
commit | commitdiff | tree |
2020-11-05 |
whitequark | vendor.quicklogic: part→package |
commit | commitdiff | tree |
2020-11-03 |
Norbert Braun | vendor.xilinx_7series: byte swap generated bitstream |
commit | commitdiff | tree |
2020-11-03 |
Jaro Habiger | lib.fifo: fix {r,w}_level in AsyncFIFOBuffered |
commit | commitdiff | tree |
2020-11-03 |
Jaro Habiger | lib.fifo: fix level on fifo full |
commit | commitdiff | tree |
2020-11-02 |
David Lattimore | vendor.lattice_ice40: zero-pad CLKHF_DIV in SB_HFOSC... |
commit | commitdiff | tree |
2020-10-30 |
Jan Kowalewski | vendor.quicklogic: utilize internal SoC clock in EOS-S3 |
commit | commitdiff | tree |
2020-10-30 |
Jan Kowalewski | vendor.quicklogic: fix toolchain nomenclature |
commit | commitdiff | tree |
2020-10-28 |
Robin Ole Heinemann | lib.fifo.AsyncFFSynchronizer: check input and output... |
commit | commitdiff | tree |
2020-10-27 |
Ben Newhouse | setup: link to latest docs if VCS information is not... |
commit | commitdiff | tree |
2020-10-26 |
whitequark | build.dsl: clean up inversion logic. |
commit | commitdiff | tree |
2020-10-25 |
whitequark | back.{verilog,rtlil}: adjust $verilog_initial_trigger... |
commit | commitdiff | tree |
2020-10-25 |
whitequark | CI: disable codecov project status. |
commit | commitdiff | tree |
2020-10-24 |
anuejn | lib.fifo.AsyncFIFO: fix incorrect latency of r_level. |
commit | commitdiff | tree |
2020-10-22 |
anuejn | tests: make spec directory name unique per test method. |
commit | commitdiff | tree |
2020-10-22 |
whitequark | sim._pyrtl: sign extend RHS of assignment. |
commit | commitdiff | tree |
2020-10-22 |
whitequark | hdl.dsl: error on Elif immediately nested in an If. |
commit | commitdiff | tree |
2020-10-19 |
Jan Kowalewski | vendor.quicklogic: fix syntax |
commit | commitdiff | tree |
2020-10-19 |
Xiretza | setup.py: Exclude "tests" package |
commit | commitdiff | tree |
2020-10-18 |
Xiretza | hdl.ir: Update error message for Instance arguments |
commit | commitdiff | tree |
2020-10-15 |
whitequark | README: Quicklogic EOS S3 is now supported. |
commit | commitdiff | tree |
2020-10-15 |
whitequark | CI: fix code coverage collection. |
commit | commitdiff | tree |
2020-10-15 |
Jan Kowalewski | vendor.quicklogic: new platform. |
commit | commitdiff | tree |
2020-10-15 |
whitequark | tests: keep comments up to date. NFC. |
commit | commitdiff | tree |
2020-10-15 |
whitequark | build.plat: avoid type confusion in _check_feature. |
commit | commitdiff | tree |
2020-09-17 |
Jean-François... | hdl.mem: document ReadPort and WritePort. |
commit | commitdiff | tree |
2020-08-29 |
William D.... | vendor.lattice_{ecp5,machxo_2_3l}: explain how to set... |
commit | commitdiff | tree |
2020-08-27 |
whitequark | setup: synchronize builtin-yosys dependency. |
commit | commitdiff | tree |
2020-08-27 |
whitequark | back.verilog: use `proc -nomux` if it is available. |
commit | commitdiff | tree |
2020-08-27 |
whitequark | sim: split into base, core, and engines. |
commit | commitdiff | tree |
2020-08-27 |
whitequark | sim.pysim: in write_vcd(), close files if an exception... |
commit | commitdiff | tree |
2020-08-27 |
whitequark | sim._pyclock: new type of process. |
commit | commitdiff | tree |
2020-08-27 |
whitequark | sim._pycoro: make src_loc() more robust. |
commit | commitdiff | tree |
2020-08-27 |
whitequark | _toolchain.cxx: work around PyPy missing LDCXXSHARED... |
commit | commitdiff | tree |
2020-08-27 |
whitequark | _toolchain.cxx: new toolchain. |
commit | commitdiff | tree |
2020-08-27 |
whitequark | hdl.ast: clarify exception message for out of bounds... |
commit | commitdiff | tree |
2020-08-27 |
whitequark | nmigen.test.utils: restore FHDLTestCase to gracefully... |
commit | commitdiff | tree |
2020-08-27 |
whitequark | tests: move out of the main package. |
commit | commitdiff | tree |
2020-08-26 |
William D.... | build.run: implement SSH remote builds using Paramiko. |
commit | commitdiff | tree |
2020-08-26 |
whitequark | back.rtlil: do not squash empty modules. |
commit | commitdiff | tree |
2020-08-26 |
whitequark | back.verilog: omit Verilog initial trigger only if... |
commit | commitdiff | tree |
2020-08-26 |
whitequark | vendor.xilinx_{7series,ultrascale}: set BUFG* SIM_DEVIC... |
commit | commitdiff | tree |
2020-08-26 |
whitequark | vendor.xilinx_7series: unbreak. |
commit | commitdiff | tree |
next |