mesa.git
2017-01-05 Samuel Iglesias... i965/disasm: remove printing hstride and width in align...
2017-01-05 Samuel Iglesias... vec4: use DIM instruction when loading DF immediates...
2017-01-04 Carl Worthglcpp: Remove illegal characters from tests
2017-01-04 Carl Worthglcpp: Exhaustively test all legal characters in GLSL
2017-01-04 Carl Worthglcpp: Allow vertical tab and form feed characters...
2017-01-04 Carl Worthglcpp: Add testing for no space between macro name...
2017-01-04 Lionel Landwerlinspirv: compute push constant access offset & range
2017-01-04 Lionel Landwerlinspirv: move block_size() definition
2017-01-04 Marek Olšákva: call texture_get_handle while the mutex is being...
2017-01-04 Marek Olšákvdpau: call texture_get_handle while the mutex is being...
2017-01-04 Samuel Pitoisetradeonsi: capitalize VM hex addr when dumping buffer...
2017-01-04 Tapani Pällii965: remove unused brwInitVtbl declaration
2017-01-04 Iago Toral... i965: remove brw_context dependency from intel_batchbuf...
2017-01-04 Iago Toral... i965: make intel_batchbuffer_free() take a batchbuffer...
2017-01-04 Iago Toral... i965: make intel_batchbuffer_emit_dword() take a batchb...
2017-01-04 Iago Toral... i965: Make intel_bachbuffer_reloc() take a batchbuffer...
2017-01-04 Timothy Arcerinir: fix loop iteration count calculation for floats
2017-01-03 Edmondo Tommasinagallium/hud: add a path separator between dump director...
2017-01-03 Heiko Przybylr600/sb: Fix loop optimization related hangs on eg
2017-01-03 Eric Anholteditorconfig: Fix up the tab rendering width.
2017-01-03 Chad Versacemeta: Disable dithering during glGenerateMipmap
2017-01-03 Romain Failliotdoc/features.txt: update for freedreno
2017-01-03 Robert Braggi965: Remove perf monitor/query backend
2017-01-03 Christian Königvl/zscan: fix "Fix trivial sign compare warnings"
2017-01-03 Nayan Deshmukhst/va: error handling
2017-01-03 Nayan Deshmukhst/vdpau: error handling
2017-01-03 Nayan Deshmukhvl/compositor: implement error handling
2017-01-03 Iago Toral... i965/vec4: enable ARB_gpu_shader_fp64 for Haswell
2017-01-03 Iago Toral... i965/vec4: adjust spilling costs for 64-bit registers.
2017-01-03 Iago Toral... i965/vec4: prevent spilling of DOUBLE_TO_SINGLE destination
2017-01-03 Iago Toral... i965/vec4: avoid spilling of registers that mix 32...
2017-01-03 Iago Toral... i965/vec4: support basic spilling of 64-bit registers
2017-01-03 Iago Toral... i965/vec4: run scalarize_df() after spilling
2017-01-03 Iago Toral... i965/vec4: prevent src/dst hazards during 64-bit regist...
2017-01-03 Iago Toral... i965/vec4/scalarize_df: support more swizzles via vstride=0
2017-01-03 Iago Toral... i965/vec4/scalarize_df: do not scalarize swizzles that...
2017-01-03 Iago Toral... i965/vec4: split instructions that read 64-bit interlea...
2017-01-03 Iago Toral... i965/vec4: dump subnr for FIXED_GRF
2017-01-03 Iago Toral... i965/vec4/tes: consider register offsets during attribu...
2017-01-03 Iago Toral... i965/vec4/tes: fix setup_payload() for 64bit data types
2017-01-03 Iago Toral... i965/vec4/tes: fix input loading for 64bit data types
2017-01-03 Iago Toral... i965/vec4/tcs: fix outputs for 64-bit data
2017-01-03 Iago Toral... i965/vec4/tcs: fix input loading for 64-bit data
2017-01-03 Samuel Iglesias... i965/vec4/gs: fix input loading for 64bit data
2017-01-03 Iago Toral... i965/vec4: fix store output for 64-bit types
2017-01-03 Iago Toral... i965/vec4: fix attribute setup for doubles
2017-01-03 Iago Toral... i965/vec4: fix indentation in lower_attributes_to_hw_regs()
2017-01-03 Iago Toral... i965/vec4: make emit_pull_constant_load support 64...
2017-01-03 Iago Toral... i965/vec4: fix move_push_constants_to_pull_constants...
2017-01-03 Iago Toral... i965/vec4: fix indentation in move_push_constants_to_pu...
2017-01-03 Iago Toral... i965/vec4: fix move_uniform_array_access_to_pull_consta...
2017-01-03 Iago Toral... i965/vec4: fix scratch writes for 64bit data
2017-01-03 Iago Toral... i965/vec4: fix scratch reads for 64bit data
2017-01-03 Iago Toral... i965/vec4: fix scratch offset for 64bit data
2017-01-03 Iago Toral... i965/vec4: do not split scratch read/write opcodes
2017-01-03 Iago Toral... i965/vec4: Do not use DepCtrl with 64-bit instructions
2017-01-03 Iago Toral... i965/vec4: extend the DWORD multiply DepCtrl restrictio...
2017-01-03 Samuel Iglesias... i965/vec4: don't copy propagate misaligned registers
2017-01-03 Iago Toral... i965/vec4: don't propagate single-precision uniforms...
2017-01-03 Iago Toral... i965/vec4: Prevent copy propagation from violating...
2017-01-03 Iago Toral... i965/vec4: prevent copy-propagation from values with...
2017-01-03 Connor Abbotti965/vec4: don't constant propagate 64-bit immediates
2017-01-03 Iago Toral... i965/vec4: Fix SSBO stores for 64-bit data
2017-01-03 Iago Toral... i965/vec4: Fix SSBO loads for 64-bit data
2017-01-03 Iago Toral... i965/vec4: Fix UBO loads for 64-bit data
2017-01-03 Iago Toral... i965/vec4: Add a shuffle_64bit_data helper
2017-01-03 Iago Toral... i965/vec4: support multiple dispatch widths and groups...
2017-01-03 Iago Toral... i965/vec4: Lower 64-bit MAD
2017-01-03 Iago Toral... i965/vec4/nir: do not emit 64-bit MAD
2017-01-03 Iago Toral... i965/vec4: Skip swizzle to subnr in 3src instructions...
2017-01-03 Iago Toral... i965/vec4: fix indentation in pack_uniform_registers
2017-01-03 Iago Toral... i965/vec4: fix pack_uniform_registers for doubles
2017-01-03 Iago Toral... i965/vec4: teach register coalescing about 64-bit
2017-01-03 Iago Toral... i965/disasm: fix subreg for dst in Align16 mode
2017-01-03 Iago Toral... i965/vec4: implement access to DF source components Z/W
2017-01-03 Iago Toral... i965/vec4: translate 64-bit swizzles to 32-bit
2017-01-03 Iago Toral... i965/vec4: add a scalarization pass for double-precisio...
2017-01-03 Iago Toral... i965/vec4: split double-precision SEL
2017-01-03 Iago Toral... i965/vec4: teach cmod propagation about different execu...
2017-01-03 Iago Toral... i965/vec4: teach CSE about exec_size, group and doubles
2017-01-03 Iago Toral... i965/disasm: print NibCtrl for instructions with execsi...
2017-01-03 Iago Toral... i965/vec4: dump NibCtrl for instructions with execsize...
2017-01-03 Iago Toral... i965/vec4: make the generator set correct NibCtrl for...
2017-01-03 Iago Toral... i965/vec4: add a SIMD lowering pass
2017-01-03 Iago Toral... i965: move the group field from fs_inst to backend_inst...
2017-01-03 Iago Toral... i965/vec4: add a horiz_offset() helper
2017-01-03 Juan A. Suarez... i965/vec4: handle 32 and 64 bit channels in liveness...
2017-01-03 Iago Toral... i965/vec4: dump the instruction execution size
2017-01-03 Iago Toral... i965/vec4: use the IR's execution size
2017-01-03 Iago Toral... i965/vec4: fix regs_read() for doubles
2017-01-03 Iago Toral... i965/vec4: fix size_written for doubles
2017-01-03 Iago Toral... i965: move exec_size from fs_instruction to backend_ins...
2017-01-03 Samuel Iglesias... i965/vec4: use the new helper function to create double...
2017-01-03 Iago Toral... i965/vec4: add a helper function to create double immed...
2017-01-03 Iago Toral... i965/vec4: fix optimize predicate for doubles
2017-01-03 Iago Toral... i965/vec4: implement fsign() for doubles
2017-01-03 Iago Toral... i965/vec4: implement d2b
2017-01-03 Iago Toral... i965/vec4: implement d2i, d2u, i2d and u2d
2017-01-03 Iago Toral... i965/vec4: implement HW workaround for align16 double...
2017-01-03 Iago Toral... i965/vec4: add helpers for conversions to/from doubles
next