wishbone.bus.Interface: add support for LOCK_IO signal.
[nmigen-soc.git] / nmigen_soc / wishbone /
drwxr-xr-x   ..
-rw-r--r-- 19 __init__.py
-rw-r--r-- 6066 bus.py