pass through exponent extra bits so that normalisation works on 32-to-16 cvt
[ieee754fpu.git] / src / ieee754 / fcvt /
drwxr-xr-x   ..
-rw-r--r-- 7223 pipeline.py
drwxr-xr-x - test