add carry (not zeros, a Const of correct width)
[ieee754fpu.git] / src / ieee754 / part /
drwxr-xr-x   ..
-rw-r--r-- 9736 partsig.py
drwxr-xr-x - test