add read/write reg select vectors, in and out, similar to FunctionUnit
[soc.git] / src / regfile /
drwxr-xr-x   ..
-rw-r--r-- 8447 regfile.py