add ORing of port inputs together
[soc.git] / src / regfile /
drwxr-xr-x   ..
-rw-r--r-- 7535 regfile.py