expand Memory width to 64 and granularity to 16 in SRAM test
[soc.git] / src / soc / bus / test /
drwxr-xr-x   ..
-rw-r--r-- 2244 test_sram_wishbone.py