add asserts to check data output is correct
[soc.git] / src / soc / bus / test /
drwxr-xr-x   ..
-rw-r--r-- 2242 test_sram_wishbone.py