DMI-to-JTAG needed to be "sync" to get ack/resp right
[soc.git] / src / soc / config /
drwxr-xr-x   ..
-rw-r--r-- 0 __init__.py
-rw-r--r-- 80 endian.py
-rw-r--r-- 795 ifetch.py
-rw-r--r-- 1733 loadstore.py
-rw-r--r-- 429 state.py
drwxr-xr-x - test