fix bug in alu_fsm.py found by cxxsim: missing one cycle hold of ready_i
[soc.git] / src / soc / fu / alu / test /
drwxr-xr-x   ..
-rw-r--r-- 11483 test_pipe_caller.py