debug printout of sim and hardware memory, shows mismatch of depths
[soc.git] / src / soc / fu / compunits /
drwxr-xr-x   ..
-rw-r--r-- 7277 compunits.py
drwxr-xr-x - formal
drwxr-xr-x - test