projects
/
soc.git
/ tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
| tree
history
|
HEAD
whoops, ICS in litex sim needs to be 0x1000 size region
[soc.git]
/
src
/
soc
/
litex
/
florent
/
libresoc
/
drwxr-xr-x
..
-rw-r--r--
34
__init__.py
blob
|
history
|
raw
-rw-r--r--
85
boot-helper.S
blob
|
history
|
raw
-rw-r--r--
4187
core.py
blob
|
history
|
raw
-rw-r--r--
2132
crt0.S
blob
|
history
|
raw
-rw-r--r--
664
irq.h
blob
|
history
|
raw
-rw-r--r--
396
system.h
blob
|
history
|
raw